



IMPORTANT NOTICE

LOGIC DEVICES INCORPORATED (LDI) reserves the right to make changes to or to discontinue any semiconductor product or service identified in this publication without notice. LDI advises its customers to obtain the latest version of the relevant information to verify, before placing orders, that the information being relied upon is current.

LDI warrants performance of its semiconductor products to current specifications in accordance with LDI's standard warranty. Testing and other quality control techniques are utilized to the extent that LDI deems necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

LDI assumes no liability for LDI applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does LDI warrant or represent that any license, either expressed or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of LDI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

LOGIC DEVICES INCORPORATED products are not intended for use in life support applications, devices or systems. Use of a LOGIC Devices product in such application without the prior written consent of the appropriate LOGIC Devices officer is prohibited.

Copyright © 1995, LOGIC Devices Incorporated



Ordering Information	1
16K Static RAMs	2
64K Static RAMs	3
256K Static RAMs	4
1M Static RAMs	5
Special Architecture Static RAMs	6
FIFO Products	7
Quality and Reliability	8
Technology and Design Features	9

Package Information

Product Listing

Sales Offices



PUBLICATION TEAM

Darren Andrus: Production Team, Cover Design

Project Leader, Production Coordinator, Production Team, Cover Design, Cover Production Michael De Caro:

Tim Flaherty: Technical Editing Cecelia Kong: Cover Design

Table of Contents

1.	ORDERIN	G INFORMATION	1-1
2.	16K STATI	IC RAMS	2-1
	L6116	2K x 8, Common I/O, 1 Chip Enable + Output Enable	
3.	64K STATI	IC RAMS	3-1
	L7C187	64K x 1, Separate I/O, 1 Chip Enable	3-3
	L7C162	16K x 4, Separate I/O, 2 Chip Enables + Output Enable	3-11
	L7C164	16K x 4, Common I/O, 1 Chip Enable	3-19
	L7C166	16K x 4, Common I/O, 1 Chip Enable + Output Enable	3-19
	L7C185	8K x 8, Common I/O, 2 Chip Enables + Output Enable	3-29
4.	256K STAT	TIC RAMS	4-1
	L7C197	256K x 1, Separate I/O, 1 Chip Enable	4-3
	L7C194	64K x 4, Common I/O, 1 Chip Enable	4-11
	L7C195	64K x 4, Common I/O, 1 Chip Enable + Output Enable	
	L7C199	32K x 8, Common I/O, 1 Chip Enable + Output Enable	4-19
5.	1M STATIO	C RAMS	5-1
	L7C106	256K x 4, Common I/O, 1 Chip Enable + Output Enable	5-3
	L7C108	128K x 8, Common I/O, 1 Chip Enable + Output Enable	
	L7C109	128K x 8, Common I/O, 2 Chip Enables + Output Enable	5-9
6.	SPECIAL A	ARCHITECTURE STATIC RAMS	6-1
	L7C174	8K x 8, Cache-Tag	6-3
7.	FIFO Produ	ıcts	7-1
	L8C201	512 x 9, Asynchronous	
	L8C202	1K x 9, Asynchronous	
	L8C203	2K x 9, Asynchronous	7-3
	L8C204	4K x 9, Asynchronous	7-3
	L8C211	512 x 9, Synchronous	7-23
	L8C221	1K x 9, Synchronous	7-23
	L8C231	2K x 9, Synchronous	7-23
	L8C241	4K x 9, Synchronous	7-23
8.	QUALITY .	AND RELIABILITY	8-1
9.		OGY AND DESIGN FEATURES	
	Latchup a	and ESD Protection	9-3
	Power Dis	ssipation in LOGIC Devices Products	9-7

Table of Contents

10.	PACKAGE INFORMATION	10-
	LOGIC Devices/MIL-STD-1835 Package Code Cross-Reference	10-3
	Thermal Considerations	
	Package Marking Guide	10-7
	Mechanical Drawings	10-9
11.	PRODUCT LISTING	11-1
12.	SALES OFFICES	12-1

Numeric Table of Contents

L6116	2K x 8, Common I/O, 1 Chip Enable + Output Enable	2- 3
L7C106	256K x 4, Common I/O,1 Chip Enable + Output Enable	5-3
L7C108	128K x 8, Common I/O, 1 Chip Enable + Output Enable	5-9
L7C109	128K x 8, Common I/O, 2 Chip Enables + Output Enable	5-9
L7C162	16K x 4, Separate I/O, 2 Chip Enables + Output Enable	3-11
L7C164	16K x 4, Common I/O, 1 Chip Enable	
L7C166	16K x 4, Common I/O, 1 Chip Enable + Output Enable	3-19
L7C174	8K x 8, Cache-Tag	
L7C185	8K x 8, Common I/O, 2 Chip Enables + Output Enable	3-29
L7C187	64K x 1, Separate I/O, 1 Chip Enable	3-3
L7C194	64K x 4, Common I/O, 1 Chip Enable	4-11
L7C195	64K x 4, Common I/O, 1 Chip Enable + Output Enable	4-11
L7C197	256K x 1, Separate I/O, 1 Chip Enable	4-3
L7C199	32K x 8, Common I/O, 1 Chip Enable + Output Enable	4-19
L8C201	512 x 9, Asynchronous FIFO	
L8C202	1K x 9, Asynchronous FIFO	7-3
L8C203	2K x 9, Asynchronous FIFO	7-3
L8C204	4K x 9, Asynchronous FIFO	7-3
L8C211	512 x 9, Synchronous FIFO	
L8C221	1K x 9, Synchronous FIFO	
L8C231	2K x 9, Synchronous FIFO	
L8C241	4K x 9, Synchronous FIFO	7-23





1M Static RAMs	
Special Architecture Static RAMs	T (S)
FIFO Products	7
Quality and Reliability	0
Technology and Design Features	3
Package Information	10
Product Listing	11
Sales Offices	12

Ordering Information

16K Static RAMs

64K Static RAMs

256K Static RAMs







Suffix

C, I*

D, H*

G

J K, T*

М

Q W

Υ


P, N*

TO CONSTRUCT A VALID PART NUMBER:

In order to construct a valid LOGIC Devices part number, begin with the generic number obtained from the data sheet header. To this number, append two or three characters from the tables below indicating the desired package code, temperature range, and screening. Finally, append one or two digits indicating the performance grade desired. Most devices are offered in several speed grades with the part number suffix indicating a critical path delay in nanoseconds.

FOR MORE INFORMATION ON AVAILABLE PART NUMBERS:

All products are not offered with all combinations of package styles, temperature ranges, and screening. The Ordering Information table on the last page of each data sheet indicates explicitly all valid combinations of package, temperature, screening, and performance codes for a given product.



Sidebraze, Hermetic DIP

Ceramic Pin Grid Array
Plastic J-Lead Chip Carrier

Ceramic Leadless Chip Carrier

Description

CerDIP

CerFlat

Plastic DIP

Temperature Range

Suffix	Description
С	Commercial 0°C to +70°C
1 .	Industrial -40°C to +85°C
М	Military -55°C to +125°C

(1) Prefix, LOGIC Devices Inc.

- (2) Device number
- (3) Package code
- (4) Temperature range
- (5) Screening

Kev:

- (6) Performance/speed grade
 - Low power designation

Screening

Suffix	Description
No Designator	Commercial Flow
В	MIL-STD-883 Class B Compliant

Plastic Quad Flatpack

Plastic SOJ (J-Lead)

Ceramic SOJ (J-Lead)

^{*}Some devices are available in packages of two widths. For devices available in a single width, C, D, K, and P are used.





Ordering Information	乱
16K Static RAMs	2
64K Static RAMs	+3;
256K Static RAMs	4.
1M Static RAMs	+ 1 5
Special Architecture Static RAMs	6
FIFO Products	1.7
Quality and Reliability	
Technology and Design Features	.9.

Package Information

Product Listing

Sales Offices



2

16K Static RAMs

- 1	3 =
\blacksquare	\leftarrow

16K STATIC	RAMS	2-1
L6116	2K x 8, Common I/O, 1 Chip Enable + Output Enable	2-3





2K x 8 Static RAM (Low Power)

FEATURES

- ☐ 2K x 8 Static RAM with Chip Select Powerdown, Output Enable
- □ Auto-Powerdown[™] Design
- ☐ Advanced CMOS Technology
- ☐ High Speed to 15 ns maximum
- ☐ Low Power Operation Active:

425 mW typical at 25 ns Standby (typical): 400 µW (L6116) 200 µW (L6116-L)

- ☐ Data Retention at 2 V for Battery Backup Operation
- ☐ DESC SMD No. 5962-84036 — L6116 5962-89690 — L6116 5962-88740 — L6116-L
- ☐ Available 100% Screened to MIL-STD-883, Class B
- ☐ Plug Compatible with IDT6116, Cypress CY7C128/CY6116
- ☐ Package Styles Available:
 - 24-pin Plastic DIP
 - 24-pin CerDIP
 - 24-pin Plastic SOJ
 - 24-pin Ceramic Flatpack
 - 28-pin Ceramic LCC
 - 32-pin Ceramic LCC

DESCRIPTION

The **L6116** is a high-performance, low-power CMOS Static RAM. The storage circuitry is organized as 2048 words by 8 bits per word. The 8 Data In and Data Out signals share I/O pins. These devices are available in three speeds with maximum access times from 15 ns to 25 ns.

Inputs and outputs are TTL compatible. Operation is from a single +5 V power supply. Power consumption for the L6116 is 425 mW (typical) at 25 ns. Dissipation drops to 60 mW (typical) for the L6116 and 50 mW (typical) for the L6116-L when the memory is deselected.

Two standby modes are available. Proprietary Auto-PowerdownTM circuitry reduces power consumption automatically during read or write accesses which are longer than the minimum access time or when the memory is deselected. In addition, data may be retained in inactive storage with a supply voltage as low as 2 V. The L6116 and L6116-L consume only 30 μ W and 15 μ W

(typical) respectively, at 3 V, allowing effective battery backup operation.


L6116

The L6116 provides asynchronous (unclocked) operation with matching access and cycle times. An active-low Chip Enable and a three-state I/O bus with a separate Output Enable control simplify the connection of several chips for increased storage capacity.

Memory locations are specified on address pins A0 through A10. Reading from a designated location is accomplished by presenting an address and driving \overline{CE} and \overline{OE} LOW, while \overline{WE} remains HIGH. The data in the addressed memory location will then appear on the Data Out pins within one access time. The output pins stay in a high-impedance state when \overline{CE} or \overline{OE} is HIGH, or \overline{WE} is LOW

Writing to an addressed location is accomplished when the active-low \overline{CE} and \overline{WE} inputs are both LOW. Either signal may be used to terminate the write operation. Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L6116 can withstand an injection current of up to 200 mA on any pin without damage.



16K Static RAMs



2K x 8 Static RAM (Low Power)

Storage temperature	–65°C to +150°C
Operating ambient temperature	~55°C to +125°C
VCC supply voltage with respect to ground	
Input signal with respect to ground	
Signal applied to high impedance output	−3.0 V to +7.0 V
Output current into low outputs	25 mA
Latchup current	

Mode	Temperature Range (Ambient)	Supply Voltage
ctive Operation, Commercial	0°C to +70°C	$4.5 \text{ V} \le \text{V} \text{CC} \le 5.5 \text{ V}$
Active Operation, Industrial	-40°C to +85°C	$4.5 \text{ V} \le \text{V} \text{CC} \le 5.5 \text{ V}$
tive Operation, Military	−55°C to +125°C	$4.5 \text{ V} \le \text{V} \text{CC} \le 5.5 \text{ V}$
ata Retention, Commercial	0°C to +70°C	$2.0 \text{ V} \le \text{V}_{CC} \le 5.5 \text{ V}$
ita Retention, Industrial	-40°C to +85°C	2.0 V ≤ V CC ≤ 5.5 V
ata Retention, Military	−55°C to +125°C	2.0 V ≤ V CC ≤ 5.5 V

				L6116			L6116-L		
Symbol	Parameter	Test Condition	Min	Тур	Max	Min	Тур	Max	Unit
V OH	Output High Voltage	V CC = 4.5 V, I OH = -4.0 mA	2.4			2.4			٧
V OL	Output Low Voltage	IOL = 8.0 mA			0.4			0.4	٧
V iн	Input High Voltage		2.2		V CC +0.3	2.2		V cc +0.3	V
V iL	Input Low Voltage	(Note 3)	-3.0		0.8	-3.0		0.8	V
lix	Input Leakage Current	Ground ≤ VIN ≤ VCC	-10		+10	-10		+10	μΑ
loz	Output Leakage Current	(Note 4)	-10		+10	-10		+10	μΑ
ICC2	Vcc Current, TTL Inactive	(Note 7)		12	25		10	15	mA
ICC3	Vcc Current, CMOS Standby	(Note 8)		80	300		40	150	μΑ
ICC4	Vcc Current, Data Retention	V CC = 3.0 V (Note 9)		10	150		5	50	μΑ
CIN	Input Capacitance	Ambient Temp = 25°C, V CC = 5.0 V			5			5	pF
Соит	Output Capacitance	Test Frequency = 1 MHz (Note 10)			7			7	pF

			L6116-			
Symbol	Parameter	Test Condition	25	20	15	Unit
ICC1	Vcc Current, Active	(Note 6)	115	135	160	mA


==== 16K Static RAMs





2K x 8 Static RAM (Low Power)

SWITCHING CHARACTERISTICS Over Operating Range

			L6116-						
		2	25	20		20 1			
Symbol	Parameter	Min	Max	Min	Max	Min	Max		
t AVAV	Read Cycle Time	25		20		15			
t AVQV	Address Valid to Output Valid (Notes 13, 14)		25		20		15		
taxqx	Address Change to Output Change	3		3		3			
tclav	Chip Enable Low to Output Valid (Notes 13, 15)	AAA AAA AAA AAA AAA AAA AAA AAA AAA AA	25		20		15		
tclaz	Chip Enable Low to Output Low Z (Notes 20, 21)	3		3		3			
t CHQZ	Chip Enable High to Output High Z (Notes 20, 21)		10		8		8		
toLav	Output Enable Low to Output Valid		12		10		8		
tolaz	Output Enable Low to Output Low Z (Notes 20, 21)	0		0		0			
t onqz	Output Enable High to Output High Z (Notes 20, 21)		10		8		5		
t PU	Input Transition to Power Up (Notes 10, 19)	0		0		0			
t PD	Power Up to Power Down (Notes 10, 19)		25		20		20		
t CHVL	Chip Enable High to Data Retention (Note 10)	0		0		0			









2K x 8 Static RAM (Low Power)

SWITCHING CHARACTERISTICS Over Operating Range

WRITE	CYCLE Notes 5, 11, 12, 22, 23, 24 (ns)							
		L6116-						
		25		20		15		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	
tavav	Write Cycle Time	20		20		15		
tCLEW	Chip Enable Low to End of Write Cycle	15		15		12		
tavbw	Address Valid to Beginning of Write Cycle	0		0		0		
tavew	Address Valid to End of Write Cycle	15		15		12		
tewax	End of Write Cycle to Address Change	0		0		0		
twlew	Write Enable Low to End of Write Cycle	15		15		12		
tovew	Data Valid to End of Write Cycle	10		10		7		
tewdx	End of Write Cycle to Data Change	1		1		1		
twnqz	Write Enable High to Output Low Z (Notes 20, 21)	0		0		0		
twLQZ	Write Enable Low to Output High Z (Notes 20, 21)		7		7		5	







2K x 8 Static RAM (Low Power)


NOTES


- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at –0.6 V. A current in excess of 100 mA is required to reach –2.0 V. The device can withstand indefinite operation with inputs as low as –3 V subject only to power dissipation and bond wire fusing constraints.
- 4. Tested with GND \leq **V**OUT \leq **V**CC. The device is disabled, i.e., $\overline{CE} = VCC$.
- 5. A series of normalized curves is available to supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
- 6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $\overrightarrow{CE} \leq VIL$, $\overrightarrow{WE} \leq VIL$. Input pulse levels are 0 to 3.0 V.
- 7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{\text{CE}} \geq \text{ViH}$.
- 8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\overline{CE} = VCC$. Input levels are within 0.2 V of VCC or GND.
- 9. Data retention operation requires that VCC never drop below 2.0 V. CE must be \geq VCC 0.2 V. All other inputs must meet VIN \geq VCC 0.2 V or VIN \leq 0.2 V to ensure full powerdown. For low power version (if applicable), this requirement applies only to CE and WE; there are no restrictions on data and address.
- 10. These parameters are guaranteed but not 100% tested.


- 11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, output loading for specified IOL and IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
- 12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tAVEW is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 13. WE is high for the read cycle.
- 14. The chip is continuously selected ($\overline{\text{CE}}$ low).
- 15. All address lines are valid prior-to or coincident-with the CE transition to active.
- 16. The internal write cycle of the memory is defined by the overlap of CE active and WE low. All three signals must be active to initiate a write. Any signal can terminate a write by going inactive. The address, data, and control input setup and hold times should be referenced to the signal that becomes active last or becomes inactive first.
- 17. If $\overline{\text{WE}}$ goes low before or concurrent with the latter of $\overline{\text{CE}}$ going active, the output remains in a high impedance state.
- 18. If CE goes inactive before or concurrent with WE going high, the output remains in a high impedance state.
- 19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
- a. Falling edge of CE.
- b. Falling edge of WE (CE active).
- c. Transition on any address line (CE active).
- d. Transition on any data line (\overline{CE} , and \overline{WE} active).

The device automatically powers down from ICC1 to ICC2 after tPD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.

- 20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
- 21. Transition is measured ±200 mV from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tested.
- 22. All address timings are referenced from the last valid address line to the first transitioning address line.
- 23. $\overline{\text{CE}}$ or $\overline{\text{WE}}$ must be inactive during address transitions.
- 24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A 0.01 μF high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.







16K Static RAMs



2K x 8 Static RAM (Low Power)

	24-pin — 0.3" wide		24-pin — 0.6" wide	
	A7	24 VCC 23 A8 22 WE 21 WE 20 OE 19 A10 18 CE 17 I/O7 16 I/O6 15 I/O5 14 I/O4 13 I/O3	A7 [1	24 Vcc 23 A8 22 A9 21 WE 20 OE 19 A10 18 CE 17 I/O7 16 I/O6 15 I/O5 14 I/O4 13 I/O3
ed	Plastic DIP	Ceramic DIP	Plastic DIP	Ceramic DIP
ed	(P2)	(C1)	Plastic DIP (P1)	Ceramic DIP (C4)
	(P2) 0°C to +70°C — COMMERC	(C1) IAL SCREENING	(P1)	(C4)
าร	(P2)	(C1)		
าร	(P2) 0°C to +70°C — COMMERCE L6116PC20*	(C1) IAL SCREENING L6116CC20* L6116CC15*	(P1) L6116NC20*	(C4) L6116IC20*
ns ns	(P2) 0°C to +70°C — COMMERCE L6116PC20* L6116PC15*	(C1) IAL SCREENING L6116CC20* L6116CC15*	(P1) L6116NC20*	(C4) L6116IC20*
ns ns	(P2) 0°C to +70°C — COMMERCE L6116PC20* L6116PC15* -40°C to +85°C — COMME L6116Pl20*	(C1) IAL SCREENING L6116CC20* L6116CC15* RCIAL SCREENING	(P1) L6116NC20* L6116NC15* L6116NI20*	(C4) L6116IC20*
ns ns ns ns	(P2) 0°C to +70°C — COMMERCE L6116PC20* L6116PC15* -40°C to +85°C — COMME L6116P120* L6116P115*	(C1) IAL SCREENING L6116CC20* L6116CC15* RCIAL SCREENING	(P1) L6116NC20* L6116NC15* L6116NI20*	(C4) L6116IC20*
ns ns ns ns	(P2) 0°C to +70°C — COMMERCE L6116PC20* L6116PC15* -40°C to +85°C — COMME L6116P120* L6116P115*	(C1) IAL SCREENING L6116CC20* L6116CC15* RCIAL SCREENING	(P1) L6116NC20* L6116NC15* L6116NI20*	(C4) L6116IC20* L6116IC15*
ns ns ns ns ns	(P2) 0°C to +70°C — COMMERCE L6116PC20* L6116PC15* -40°C to +85°C — COMME L6116P120* L6116P115*	(C1) IAL SCREENING L6116CC20* L6116CC15* RCIAL SCREENING L6116CM25* L6116CM20* L6116CM20* L6116CM15*	(P1) L6116NC20* L6116NC15* L6116NI20*	L6116IM25* L6116IM20* L6116IM15*
ed ns ns ns ns ns ns ns ns	(P2) 0°C to +70°C — COMMERCE L6116PC20* L6116PC15* -40°C to +85°C — COMME L6116P120* L6116P115* -55°C to +125°C — COMME	(C1) IAL SCREENING L6116CC20* L6116CC15* RCIAL SCREENING L6116CM25* L6116CM20* L6116CM20* L6116CM15*	(P1) L6116NC20* L6116NC15* L6116NI20*	L6116IM25* L6116IM20*

= 16K Static RAMs



2K x 8 Static RAM (Low Power)

	24-pin — 0.3" wide	24-pin
	A7	A7
eed	Plastic SOJ (W1)	Ceramic Flatpack (M1)
	(W1) 0°C to +70°C — Commercial Screening	(M1)
eed ns ns	(W1)	
ns	(W1) 0°C to +70°C — COMMERCIAL SCREENING L6116WC20* L6116WC15* -40°C to +85°C — COMMERCIAL SCREENING	(M1) L6116MC20*
ns	(W1) O°C to +70°C — COMMERCIAL SCREENING L6116WC20* L6116WC15*	(M1) L6116MC20*
ns ns	(W1) 0°C to +70°C — COMMERCIAL SCREENING L6116WC20* L6116WC15* -40°C to +85°C — COMMERCIAL SCREENING L6116WI20*	(M1) L6116MC20*
ns ns ns	(W1) 0°C to +70°C — COMMERCIAL SCREENING L6116WC20* L6116WC15* -40°C to +85°C — COMMERCIAL SCREENING L6116WI20* L6116WI15*	L6116MC20* L6116MC15* L6116MM25*
ns ns ns	(W1) 0°C to +70°C — COMMERCIAL SCREENING L6116WC20* L6116WC15* -40°C to +85°C — COMMERCIAL SCREENING L6116WI20* L6116WI15*	(M1) L6116MC20* L6116MC15*
ns ns ns ns	(W1) 0°C to +70°C — COMMERCIAL SCREENING L6116WC20* L6116WC15* -40°C to +85°C — COMMERCIAL SCREENING L6116WI20* L6116WI15*	L6116MC20* L6116MC15* L6116MM25* L6116MM20*
ns ns ns ns	(W1) 0°C to +70°C — COMMERCIAL SCREENING L6116WC20* L6116WC15* -40°C to +85°C — COMMERCIAL SCREENING L6116W120* L6116W115* -55°C to +125°C — COMMERCIAL SCREENING	L6116MC20* L6116MC15* L6116MM25* L6116MM20*

*The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L6116MMB15L)

2K x 8 Static RAM (Low Power)

1	DRDERING INFORMATION	
2	28-pin	32-pin
	O	N C C C C C C C C C C C C C C C C C C C
	* * * * * * * * *	A6 5 4 3 2 11 32 31 30 A8
	A3 \ 5 4 3 2 11 28 27 26 \ \ \overline{WE}	A6 25 1 29 A8 A5 26 28 A9
	A2 >6 24	A4 \ 7 \ 27 \ NC \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
	NC 37 Top 23 A10 NC 8 22 NC	$ \begin{array}{c cccc} A_3 & & & & \\ & & A_2 & & \\ & & A_2 & & \\ & & & & \\ \end{array} $ $ \begin{array}{c cccc} & & & & \\ \hline & & & & \\ & & & & \\ \hline & & & & \\ & & & & \\ \hline &$
	A ₁ b ₉ View 21 NC	$A_1 >_{10} View _{24} <_{A_{10}}$
	A0 \(\) 10 \(20 \) \(A0 \$11 23 \$\overline{\text{CE}}\$ NC \$12 22 \$\overline{\text{VO7}}\$
	1/Oo 211 19 1/O7 19 1/O7	
	1/O1 1/O2 1/O3 1/O6 1/O6	14 15 16 17 18 19 20
		NO 3ND NC 1/04
d	Ceramic Leadless Chip Carrier (K1)	Ceramic Leadless Chip Carrier (K7)
	°C to +70°C — COMMERCIAL SCREENING	
s	L6116KC20*	L6116TC20*
5	L6116KC15*	L6116TC15*
-4	40°C to +85°C — Commercial Screening	
s		
S		
 	55°C to +125°C — Commercial Screening	
s	L6116KM25*	L6116TM25*
- 1	L6116KM20*	L6116TM20*
s	L6116KM15*	L6116TM15*
5		
S	55°C to +125°C — MIL-STD-883 COMPLIANT	
- 	L6116KMB25*	L6116TMB25*
3		L6116TMB25* L6116TMB20* L6116TMB15*

*The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L6116KMB15L)

= 16K Static RAMs



	Ordering Information
2	16K Static RAMs
3	64K Static RAMs
3.4	256K Static RAMs
45	1M Static RAMs
_ 6	Special Architecture Static RAMs
	FIFO Products
	Quality and Reliability

Technology and Design Features

Package information

Product Listing

Sales Offices



4)

64K Static RAMs

64K STATIC	RAMS	. 3-
	64K x 1, Separate I/O, 1 Chip Enable	
	16K x 4, Separate I/O, 2 Chip Enables + Output Enable	
	16K x 4, Common I/O, 1 Chip Enable	
	16K x 4, Common I/O, 1 Chip Enable + Output Enable	
	8K x 8, Common I/O, 2 Chip Enables + Output Enable	





L7C187

FEATURES

- ☐ 64K x 1 Static RAM with Separate I/O, Chip Select Powerdown
- ☐ Auto-Powerdown[™] Design
- ☐ Advanced CMOS Technology
- ☐ High Speed to 12 ns maximum
- Low Power Operation
 Active: 225 mW typical at 25 ns
 Standby: 400 μW typical
- ☐ Data Retention at 2 V for Battery Backup Operation
- ☐ Available 100% Screened to MIL-STD-883, Class B
- ☐ Plug Compatible with IDT7187, Cypress CY7C187
- ☐ Package Styles Available:
 - 22-pin Plastic DIP
 - 22-pin Ceramic DIP
 - 24-pin Plastic SOJ
 - 22-pin Ceramic LCC

DESCRIPTION

The L7C187 is a high-performance, low-power CMOS static RAM. The storage circuitry is organized as 65,536 words by 1 bit per word. This device is available in four speeds with maximum access times from 12 ns to 25 ns.

Operation is from a single +5 V power supply and all interface signals are TTL compatible. Power consumption is 225 mW (typical) at 25 ns. Dissipation drops to 60 mW (typical) when the memory is deselected.

Two standby modes are available. Proprietary Auto-PowerdownTM circuitry reduces power consumption automatically during read or write accesses which are longer than the minimum access time, or when the memory is deselected. In addition, data may be retained in inactive storage with a supply voltage as low


as 2 V. The L7C187 consumes only 30 μW (typical) at 3 V, allowing effective battery backup operation.

The L7C187 provides asynchronous (unclocked) operation with matching access and cycle times. An active-low Chip Enable and a three-state output simplify the connection of several chips for increased capacity.

Memory locations are specified on address pins A0 through A15. Reading from a designated location is accomplished by presenting an address and driving CE LOW while WE remains HIGH. The data in the addressed memory location will then appear on the Data Out pin within one access time. The output pin stays in a high-impedance state when CE is HIGH or WE is LOW.

Writing to an addressed location is accomplished when the active-low \overline{CE} and \overline{WE} inputs are both LOW. Either signal may be used to terminate the write operation. Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L7C187 can withstand an injection current of up to 200 mA on any pin without damage.





64K x 1 Static RAM

Storage temperature	–65°C to +150°C
Operating ambient temperature	55°C to +125°C
VCC supply voltage with respect to ground	0.5 V to +7.0 V
Input signal with respect to ground	3.0 V to +7.0 V
Signal applied to high impedance output	3.0 V to +7.0 V
Output current into low outputs	25 mA
Latchup current	> 200 mA

Mode	Temperature Range (Ambient)	Supply Voltage
Active Operation, Commercial	0°C to +70°C	$4.5~V \leq \textbf{V} \text{CC} \leq 5.5~V$
Active Operation, Industrial	-40°C to +85°C	$4.5 \text{ V} \le \text{V} \text{CC} \le 5.5 \text{ V}$
Active Operation, Military	−55°C to +125°C	$4.5 \text{ V} \leq \text{V} \text{CC} \leq 5.5 \text{ V}$
Data Retention, Commercial	0°C to +70°C	2.0 V ≤ V CC ≤ 5.5 V
Data Retention, Industrial	-40°C to +85°C	2.0 V ≤ V CC ≤ 5.5 V
Data Retention, Military	-55°C to +125°C	2.0 V ≤ V CC ≤ 5.5 V

				L7C187	,	
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
V OH	Output High Voltage	V CC = 4.5 V, I OH = -4.0 mA	2.4			٧
V OL	Output Low Voltage	IOL = 8.0 mA			0.4	V
V iH	Input High Voltage		2.2		V cc +0.3	V
V IL	Input Low Voltage	(Note 3)	-3.0		0.8	V
lix	Input Leakage Current	Ground ≤ VIN ≤ VCC	-10		+10	μА
loz	Output Leakage Current	(Note 4)	-10		+10	μΑ
ICC2	Vcc Current, TTL Inactive	(Note 7)		12	25	mA
ICC3	Vcc Current, CMOS Standby	(Note 8)		80	300	μА
ICC4	Vcc Current, Data Retention	V CC = 3.0 V (Note 9)		10	150	μА
CIN	Input Capacitance	Ambient Temp = 25°C, Vcc = 5.0 V			5	pF
COUT	Output Capacitance	Test Frequency = 1 MHz (Note 10)			7	pF


			L7C187-				
Symbol	Parameter	Test Condition	25	20	15	12	Unit
ICC1	Vcc Current, Active	(Note 6)	60	75	90	110	mA





64K x 1 Static RAM

SWITCHING CHARACTERISTICS Over Operating Range

Symbol	Parameter	L7C187-								
		25		20		15		12		
		Min	Max	Min	Max	Min	Max	Min	Max	
tavav	Read Cycle Time	25		20		15		12		
tavqv	Address Valid to Output Valid (Notes 13, 14)		25		20		15		12	
taxox	Address Change to Output Change	3		3		3		3		
tclav	Chip Enable Low to Output Valid (Notes 13, 15)		25		20		15		12	
tclaz	Chip Enable Low to Output Low Z (Notes 20, 21)	3		3		3		3		
tchaz	Chip Enable High to Output High Z (Notes 20, 21)		10		8		8		5	
t PU	Input Transition to Power Up (Notes 10, 19)	0		0		0		0		
t PD	Power Up to Power Down (Notes 10, 19)		25		20		20		20	
t CHVL	Chip Enable High to Data Retention (Note 10)	0		0		0		0		









64K x 1 Static RAM

SWITCHING CHARACTERISTICS Over Operating Range

WRITE CYCLE Notes 5, 11, 12, 22, 23, 24 (ns)										
Symbol	Parameter	2	25		20		15		12	
		Min	Max	Min	Max	Min	Max	Min	Max	
tavav	Write Cycle Time	20		20		15		12		
tCLEW	Chip Enable Low to End of Write Cycle	15		15		12		10		
tavbw	Address Valid to Beginning of Write Cycle	0		0		0		0		
tavew	Address Valid to End of Write Cycle	15		15		12		10		
tEWAX	End of Write Cycle to Address Change	0		0		0		0		
twlew	Write Enable Low to End of Write Cycle	15		15		12		10		
tovew	Data Valid to End of Write Cycle	10		10		7		6		
tewdx	End of Write Cycle to Data Change	0		0		0		0		
twhqz	Write Enable High to Output Low Z (Notes 20, 21)	0		0		0		0		
twLQZ	Write Enable Low to Output High Z (Notes 20, 21)		7		7		5		4	







64K x 1 Static RAM


NOTES


- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at -0.6 V. A current in excess of 100 mA is required to reach -2.0 V. The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
- 4. Tested with GND \leq **V**OUT \leq **V**CC. The device is disabled, i.e., $\overline{CE} = \mathbf{V}$ CC.
- 5. A series of normalized curves is available to supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
- 6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $CE \leq VII.$, $WE \leq VII.$ Input pulse levels are 0 to 3.0 V.
- 7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{\text{CE}} \ge \text{ViH}$.
- 8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\overline{CE} = VCC$. Input levels are within 0.2 V of VCC or GND.
- 9. Data retention operation requires that VCC never drop below 2.0 V. $\overline{\text{CE}}$ must be \geq VCC 0.2 V. All other inputs must meet VIN \geq VCC 0.2 V or VIN \leq 0.2 V to ensure full powerdown. For low power version (if applicable), this requirement applies only to $\overline{\text{CE}}$ and $\overline{\text{WE}}$; there are no restrictions on data and address.
- 10. These parameters are guaranteed but not 100% tested.


- 11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, output loading for specified IOL and IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
- 12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tAVEW is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 13. WE is high for the read cycle.
- 14. The chip is continuously selected ($\overline{\text{CE}}$ low).
- 15. All address lines are valid prior-to or coincident-with the CE transition to active.
- 16. The internal write cycle of the memory is defined by the overlap of \overline{CE} active and \overline{WE} low. All three signals must be active to initiate a write. Any signal can terminate a write by going inactive. The address, data, and control input setup and hold times should be referenced to the signal that becomes active last or becomes inactive first.
- 17. If WE goes low before or concurrent with the latter of CE going active, the output remains in a high impedance state.
- 18. If CE goes inactive before or concurrent with WE going high, the output remains in a high impedance state.
- 19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
- a. Falling edge of CE.
- b. Falling edge of WE (CE active).
- c. Transition on any address line (CE active).
- d. Transition on any data line (CE, and WE active)

The device automatically powers down from ICC1 to ICC2 after tPD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.


- 20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
- 21. Transition is measured $\pm 200\,\mathrm{mV}$ from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tested.
- 22. All address timings are referenced from the last valid address line to the first transitioning address line.
- 23. $\overline{\text{CE}}$ or $\overline{\text{WE}}$ must be inactive during address transitions.
- 24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A $0.01\,\mu\text{F}$ high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.







64K x 1 Static RAM





	ORDERING INFORMATION	
	22-pin	
	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
eed	Ceramic Leadless Chip Carrier	
	(K4)	
····		
ns	0°C to +70°C — COMMERCIAL SCREENING	
	0°C to +70°C — COMMERCIAL SCREENING L7C187KC20 L7C187KC15	
ns ns	0°C to +70°C — COMMERCIAL SCREENING L7C187KC20 L7C187KC15	
ns ns	0°C to +70°C — COMMERCIAL SCREENING L7C187KC20 L7C187KC15 L7C187KC12 -40°C to +85°C — COMMERCIAL SCREENING	
ns ns ns	0°C to +70°C — COMMERCIAL SCREENING L7C187KC20 L7C187KC15 L7C187KC12 -40°C to +85°C — COMMERCIAL SCREENING	
ns ns ns ns	0°C to +70°C — COMMERCIAL SCREENING L7C187KC20 L7C187KC15 L7C187KC12 -40°C to +85°C — COMMERCIAL SCREENING	
ns ns ns ns	0°C to +70°C — COMMERCIAL SCREENING L7C187KC20 L7C187KC15 L7C187KC12 -40°C to +85°C — COMMERCIAL SCREENING -55°C to +125°C — COMMERCIAL SCREENING	
ns ns ns ns	0°C to +70°C — COMMERCIAL SCREENING L7C187KC20 L7C187KC15 L7C187KC12 -40°C to +85°C — COMMERCIAL SCREENING -55°C to +125°C — COMMERCIAL SCREENING L7C187KM25 L7C187KM25 L7C187KM20	
ns ns ns ns ns ns	0°C to +70°C — COMMERCIAL SCREENING L7C187KC20 L7C187KC15 L7C187KC12 -40°C to +85°C — COMMERCIAL SCREENING -55°C to +125°C — COMMERCIAL SCREENING L7C187KM25 L7C187KM20 L7C187KM15	
ns ns ns ns ns ns	0°C to +70°C — COMMERCIAL SCREENING L7C187KC20 L7C187KC15 L7C187KC12 -40°C to +85°C — COMMERCIAL SCREENING -55°C to +125°C — COMMERCIAL SCREENING L7C187KM25 L7C187KM20 L7C187KM15 -55°C to +125°C — MIL-STD-883 COMPLIANT	
ns ns ns ns ns ns	0°C to +70°C — COMMERCIAL SCREENING L7C187KC20 L7C187KC15 L7C187KC12 -40°C to +85°C — COMMERCIAL SCREENING -55°C to +125°C — COMMERCIAL SCREENING L7C187KM25 L7C187KM20 L7C187KM15 -55°C to +125°C — MIL-STD-883 COMPLIANT L7C187KMB25 L7C187KMB25 L7C187KMB25 L7C187KMB20	



LOGIC

DEVICES INCORPORATED

L7C16216K x 4 Static RAM

FEATURES

- ☐ 16K x 4 Static RAM with Separate I/O and High Impedance Write
- □ Auto-Powerdown[™] Design
- ☐ Advanced CMOS Technology
- ☐ High Speed to 12 ns maximum
- Low Power Operation
 Active: 325 mW typical at 25 ns
 Standby: 400 μW typical
- ☐ Data Retention at 2 V for Battery Backup Operation
- ☐ DESC SMD No. 5962-89712
- ☐ Available 100% Screened to MIL-STD-883, Class B
- ☐ Plug Compatible with IDT 71982 and Cypress CY7C162
- ☐ Package Styles Available:
 - 28-pin Plastic DIP
 - 28-pin Ceramic DIP
 - 28-pin Plastic SOJ
 - 28-pin Ceramic LCC

DESCRIPTION

The L7C162 is a high-performance, low-power CMOS static RAM. The storage cells are organized as 16,384 words by 4 bits per word. Data In and Data Out are separate. This device is available in four speeds with maximum access times from 12 ns to 25 ns.

Inputs and outputs are TTL compatible. Operation is from a single +5 V power supply. Power consumption is 325 mW (typical) at 25 ns. Dissipation drops to 60 mW (typical) when the memory is deselected.

Two standby modes are available. Proprietary Auto-PowerdownTM circuitry reduces power consumption automatically during read or write accesses which are longer than the minimum access time, or when the memory is deselected. In addition, data may be retained in inactive


storage with a supply voltage as low as 2 V. The L7C162 consumes only $30 \mu W$ (typical) at 3 V, allowing effective battery backup operation.

The L7C162 provides asynchronous (unclocked) operation with matching access and cycle times. Two activelow Chip Enables and a three-state output with a separate Output Enable control simplify the connection of several chips for increased storage capacity.

Memory locations are specified on address pins A0 through A13. Reading from a designated location is accomplished by presenting an address and driving CE1, CE2, and OE LOW while WE remains HIGH. The data in the addressed memory location will then appear on the Data Out pins within one access time. The output pins stay in a high-impedance state when WE is LOW or CE1, CE2, or OE is HIGH.

Writing to an addressed location is accomplished when the active-low $\overline{CE_1}$, $\overline{CE_2}$, and \overline{WE} inputs are all LOW. Any of these signals may be used to terminate the write operation. The Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L7C162 can withstand an injection current of up to 200 mA on any pin without damage.



16K x 4 Static RAM

Storage temperature	65°C to +150°C
Operating ambient temperature	
Vcc supply voltage with respect to ground	0.5 V to +7.0 V
Input signal with respect to ground	3.0 V to +7.0 V
Signal applied to high impedance output	3.0 V to +7.0 V
Output current into low outputs	25 mA
Latchup current	> 200 mA

Mode	Temperature Range (Ambient)	Supply Voltage
Active Operation, Commercial	0°C to +70°C	$4.5~V \leq \textbf{V} \text{CC} \leq 5.5~V$
Active Operation, Industrial	–40°C to +85°C	$4.5~V \leq \textbf{V} \text{CC} \leq 5.5~V$
Active Operation, Military	−55°C to +125°C	$4.5~V \leq \textbf{V}_{CC} \leq 5.5~V$
Data Retention, Commercial	0°C to +70°C	$2.0 \text{ V} \le \text{V} \text{CC} \le 5.5 \text{ V}$
Data Retention, Industrial	–40°C to +85°C	$2.0 \text{ V} \le \text{V} \text{CC} \le 5.5 \text{ V}$
Data Retention, Military	-55°C to +125°C	$2.0 \text{ V} \le \text{V}CC \le 5.5 \text{ V}$

	Parameter Test Condition		L7C162			
Symbol		Test Condition	Min	Тур	Max	Unit
V OH	Output High Voltage	V CC = 4.5 V, I OH = -4.0 mA	2.4			٧
V OL	Output Low Voltage	IOL = 8.0 mA			0.4	٧
V iH	Input High Voltage		2.2		V cc +0.3	V
V IL	Input Low Voltage	(Note 3)	-3.0		0.8	٧
lix	Input Leakage Current	Ground ≤ VIN ≤ VCC	-10		+10	μА
loz	Output Leakage Current	(Note 4)	-10		+10	μА
ICC2	Vcc Current, TTL Inactive	(Note 7)		12	25	mA
ICC3	Vcc Current, CMOS Standby	(Note 8)		80	300	μA
ICC4	Vcc Current, Data Retention	V CC = 3.0 V (Note 9)		10	150	μA
CIN	Input Capacitance	Ambient Temp = 25°C, Vcc = 5.0 V			5	pF
COUT	Output Capacitance	Test Frequency = 1 MHz (Note 10)			7	pF

				L7	C162-		
Symbol	Parameter	Test Condition	25	20	15	12	Unit
ICC1	Vcc Current, Active	(Note 6)	100	120	140	165	mA


64K Static RAMs





16K x 4 Static RAM

SWITCHING CHARACTERISTICS Over Operating Range

THE AP	CYCLE Notes 5, 11, 12, 22, 23, 24 (ns)		elela e				and the second			
		L7C162-							12	
			25		20				T	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	
tavav	Read Cycle Time	25		20		15		12		
tavov	Address Valid to Output Valid (Notes 13, 14)		25		20		15		12	
taxox	Address Change to Output Change	3		3		3		3		
tclav	Chip Enable Low to Output Valid (Notes 13, 15)		25		20		15		12	
tclaz	Chip Enable Low to Output Low Z (Notes 20, 21)	3		3		3		3		
tchoz	Chip Enable High to Output High Z (Notes 20, 21)		10		8		8		5	
tolav	Output Enable Low to Output Valid		12		10		8		6	
tolaz	Output Enable Low to Output Low Z (Notes 20, 21)	0		0		0		0		
t onaz	Output Enable High to Output High Z (Notes 20, 21)		10		8		5		5	
t PU	Input Transition to Power Up (Notes 10, 19)	0		0		0		0		
t PD	Power Up to Power Down (Notes 10, 19)		25		20		20	-	20	
t CHVL	Chip Enable High to Data Retention (Note 10)	0		0		0		0		









===== 64K Static RAMs

16K x 4 Static RAM

SWITCHING CHARACTERISTICS Over Operating Range

		L7C162-							
Symbol		2	25		20		15		2
	Parameter	Min	Max	Min	Max	Min	Max	Min	Max
t AVAV	Write Cycle Time	20		20		15		12	
tCLEW	Chip Enable Low to End of Write Cycle	15		15		12		10	
t AVBW	Address Valid to Beginning of Write Cycle	0		0		0		0	
t AVEW	Address Valid to End of Write Cycle	15		15		12		10	
tEWAX	End of Write Cycle to Address Change	0		0		0		0	
twlew	Write Enable Low to End of Write Cycle	15		15		12		10	
t DVEW	Data Valid to End of Write Cycle	10		10		7		6	
tewdx	End of Write Cycle to Data Change	0		0		0		0	
twnqz	Write Enable High to Output Low Z (Notes 20, 21)	0		0		0		0	
twLQZ	Write Enable Low to Output High Z (Notes 20, 21)		7		7		5		4





==== 64K Static RAMs

16K x 4 Static RAM


NOTES


- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at -0.6 V. A current in excess of 100 mA is required to reach -2.0 V. The device can withstand in definite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
- 4. Tested with GND \leq **V**OUT \leq **V**CC. The device is disabled, i.e., $\overline{CE_1} = VCC$, $\overline{CE_2} = VCC$.
- 5. A series of normalized curves is available to supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
- 6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $\overline{\text{CE}_1} \leq V_{\text{IL}}$, $\overline{\text{CE}_2} \leq V_{\text{IL}}$, $\overline{\text{WE}} \leq V_{\text{IL}}$. Input pulse levels are 0 to 3.0 V.
- 7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{\text{CE1}} \ge \text{VIH}$, $\overline{\text{CE2}} \ge \text{VIH}$.
- 8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\overline{\text{CE}}_1 = \text{VCC}$, $\overline{\text{CE}}_2 = \text{VCC}$. Input levels are within 0.2 V of VCC or GND.
- 9. Data retention operation requires that VCC never drop below 2.0 V. $\overline{\text{CE}}_1$ must be \geq VCC 0.2 V or $\overline{\text{CE}}_2$ must be \geq VCC 0.2 V. All other inputs must meet VIN \geq VCC 0.2 V or VIN \leq 0.2 V to ensure full powerdown. For low power version (if applicable), this requirement applies only to $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, and $\overline{\text{WE}}$; there are no restrictions on data and address.
- 10. These parameters are guaranteed but not 100% tested.


- 11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, output loading for specified IOL and IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
- 12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tAVEW is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 13. WE is high for the read cycle.
- 14. The chip is continuously selected ($\overline{\text{CE}}_1$ low, $\overline{\text{CE}}_2$ low).
- 15. All address lines are valid prior-to or coincident-with the CE1 and CE2 transition to active.
- 16. The internal write cycle of the memory is defined by the overlap of CE1 and CE2 active and WE low. All three signals must be active to initiate a write. Any signal can terminate a write by going inactive. The address, data, and control input setup and hold times should be referenced to the signal that becomes active last or becomes inactive first.
- 17. If $\overline{\text{WE}}$ goes low before or concurrent with the latter of $\overline{\text{CE1}}$ and $\overline{\text{CE2}}$ going active, the output remains in a high impedance state.
- 18. If $\overline{\text{CE}_1}$ and $\overline{\text{CE}_2}$ goes inactive before or concurrent with $\overline{\text{WE}}$ going high, the output remains in a high impedance state.
- 19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
- a. Falling edge of CE2 (CE1 active) or the falling edge of CE1 (CE2 active).
- b. Falling edge of WE (CE1, CE2 active).
- c. Transition on any address line (\overline{CE}_1 , \overline{CE}_2 active).
- d. Transition on any data line ($\overline{CE1}$, $\overline{CE2}$, and \overline{WE} active).

The device automatically powers down from ICC1 to ICC2 after tPD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.

- 20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
- 21. Transition is measured ±200 mV from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tested.
- 22. All address timings are referenced from the last valid address line to the first transitioning address line.
- 23. $\overline{CE_1}$, $\overline{CE_2}$, or \overline{WE} must be inactive during address transitions.
- 24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A 0.01 µF high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.







==== 64K Static RAMs

	28-pin — 0.3" wide		28-pin — 0.3" wide
	A0	28 VCC 27 A13 26 A12 25 A11 24 A10 23 A9 22 I3 21 I2 20 O3 19 O2 18 O1 17 O0 16 WE 15 CE2	A0
eed	Plastic DIP (P10)	Ceramic DIP (C5)	Plastic SOJ (W2)
eed		(C5) AL SCREENING	(W2)
eed ns ns ns ns	(P10)	(C5)	
ns ns	(P10) 0°C to +70°C — Commerce L7C162PC20 L7C162PC15 L7C162PC12	(C5) AL SCREENING L7C162CC20 L7C162CC15 L7C162CC12	L7C162WC20 L7C162WC15
ns ns	(P10) 0°C to +70°C — Commerce L7C162PC20 L7C162PC15	(C5) AL SCREENING L7C162CC20 L7C162CC15 L7C162CC12	L7C162WC20 L7C162WC15
ns ns ns	(P10) 0°C to +70°C — Commerce L7C162PC20 L7C162PC15 L7C162PC12 -40°C to +85°C — Comme	(C5) AL SCREENING L7C162CC20 L7C162CC15 L7C162CC12	L7C162WC20 L7C162WC15 L7C162WC12
ns ns ns ns	(P10) 0°C to +70°C — Commerce L7C162PC20 L7C162PC15 L7C162PC12 -40°C to +85°C — Comme L7C162PI20 L7C162PI15	(C5) IAL SCREENING L7C162CC20 L7C162CC15 L7C162CC12 RCIAL SCREENING	L7C162WC20 L7C162WC15 L7C162WC12 L7C162WC12
ns ns ns ns ns ns	(P10) 0°C to +70°C — COMMERCI L7C162PC20 L7C162PC15 L7C162PC12 -40°C to +85°C — COMME L7C162P15 L7C162P15 L7C162P112	(C5) IAL SCREENING L7C162CC20 L7C162CC15 L7C162CC12 RCIAL SCREENING LTC162CM25	L7C162WC20 L7C162WC15 L7C162WC12 L7C162WI20 L7C162WI15 L7C162WI12
ns ns ns ns	(P10) 0°C to +70°C — COMMERCI L7C162PC20 L7C162PC15 L7C162PC12 -40°C to +85°C — COMME L7C162P15 L7C162P15 L7C162P112	(C5) IAL SCREENING L7C162CC20 L7C162CC15 L7C162CC12 RCIAL SCREENING	L7C162WC20 L7C162WC15 L7C162WC12 L7C162WI20 L7C162WI15 L7C162WI12
ns ns ns ns ns ns ns ns	(P10) 0°C to +70°C — COMMERCI L7C162PC20 L7C162PC15 L7C162PC12 -40°C to +85°C — COMME L7C162P15 L7C162P15 L7C162P112 -55°C to +125°C — COMME	(C5) IAL SCREENING L7C162CC20 L7C162CC15 L7C162CC12 RCIAL SCREENING L7C162CM25 L7C162CM25 L7C162CM20 L7C162CM15	L7C162WC20 L7C162WC15 L7C162WC12 L7C162WI20 L7C162WI15 L7C162WI12
ns ns ns ns ns ns ns ns	(P10) 0°C to +70°C — COMMERCI L7C162PC20 L7C162PC15 L7C162PC12 -40°C to +85°C — COMME L7C162P15 L7C162P15 L7C162P112	(C5) IAL SCREENING L7C162CC20 L7C162CC15 L7C162CC12 RCIAL SCREENING L7C162CM25 L7C162CM25 L7C162CM20 L7C162CM15	L7C162WC20 L7C162WC15 L7C162WC12 L7C162WI20 L7C162WI15 L7C162WI12
ns	(P10) 0°C to +70°C — COMMERCI L7C162PC20 L7C162PC15 L7C162PC12 -40°C to +85°C — COMME L7C162P15 L7C162P15 L7C162P112 -55°C to +125°C — COMME	(C5) IAL SCREENING L7C162CC20 L7C162CC15 L7C162CC12 RCIAL SCREENING L7C162CM25 L7C162CM25 L7C162CM20 L7C162CM15 STD-883 COMPLIANT	L7C162WC20 L7C162WC15 L7C162WC12 L7C162WI20 L7C162WI15 L7C162WI12



	28-pin	
	P	
	U m	
	A A A A A A A A A A A A A A A A A A A	
	A3 3 2 11 28 27 26 A12	
	A4 55 25 A11	
	A5 \ 6 24 \ A10	
	$A_{7} \begin{cases} A_{7} \\ A_{7} \end{cases} \begin{cases} A_{9} \\ A_{7} \end{cases} = A_{1} \begin{cases} A_{9} \\ A_{2} \end{cases} $	
	$A_{\rm B}$ $\begin{cases} 3 \\ 9 \end{cases}$ View $\begin{cases} 22 \\ 21 \\ 12 \end{cases}$	
	lo > 10 20 C O3	
	11 19 O2 CE1 12 18 O1	
	CE1 212 18 O1	
	O O O O O O O O O O O O O O O O O O O	
	0 6 0 5	
	İ	
	Ceramic Leadless Chip Carrier	
eed	(K5)	
	(K5) 0°C to +70°C — COMMERCIAL SCREENING	
ns	(K5) 0°C to +70°C — Commercial Screening L7C162KC20	
ns ns	(K5) 0°C to +70°C — Commercial Screening L7C162KC20 L7C162KC15	
ns ns	(K5) 0°C to +70°C — COMMERCIAL SCREENING L7C162KC20 L7C162KC15 L7C162KC12	
ns ns ns	(K5) 0°C to +70°C — Commercial Screening L7C162KC20 L7C162KC15	
ns ns ns	(K5) 0°C to +70°C — COMMERCIAL SCREENING L7C162KC20 L7C162KC15 L7C162KC12	
ns ns ns	(K5) 0°C to +70°C — COMMERCIAL SCREENING L7C162KC20 L7C162KC15 L7C162KC12	
ns ns	(K5) 0°C to +70°C — COMMERCIAL SCREENING L7C162KC20 L7C162KC15 L7C162KC12	
ns ns ns ns	(K5) 0°C to +70°C — COMMERCIAL SCREENING L7C162KC20 L7C162KC15 L7C162KC12	
ns ns ns ns ns	(K5) 0°C to +70°C — COMMERCIAL SCREENING L7C162KC20 L7C162KC15 L7C162KC12 -40°C to +85°C — COMMERCIAL SCREENING -55°C to +125°C — COMMERCIAL SCREENING L7C162KM25	
ns ns ns ns ns ns	(K5) 0°C to +70°C — COMMERCIAL SCREENING L7C162KC20 L7C162KC15 L7C162KC12 -40°C to +85°C — COMMERCIAL SCREENING -55°C to +125°C — COMMERCIAL SCREENING L7C162KM25 L7C162KM20	
ns ns ns ns ns ns	(K5) 0°C to +70°C — COMMERCIAL SCREENING L7C162KC20 L7C162KC15 L7C162KC12 -40°C to +85°C — COMMERCIAL SCREENING -55°C to +125°C — COMMERCIAL SCREENING L7C162KM25	
ns ns ns ns	(K5) 0°C to +70°C — COMMERCIAL SCREENING L7C162KC15 L7C162KC12 -40°C to +85°C — COMMERCIAL SCREENING -55°C to +125°C — COMMERCIAL SCREENING L7C162KM25 L7C162KM20 L7C162KM15	
ns ns ns ns ns ns	(K5) 0°C to +70°C — COMMERCIAL SCREENING L7C162KC15 L7C162KC12 -40°C to +85°C — COMMERCIAL SCREENING -55°C to +125°C — COMMERCIAL SCREENING L7C162KM25 L7C162KM20 L7C162KM15 -55°C to +125°C — MIL-STD-883 COMPLIANT	
ns ns ns ns ns ns	(K5) 0°C to +70°C — COMMERCIAL SCREENING L7C162KC15 L7C162KC12 -40°C to +85°C — COMMERCIAL SCREENING -55°C to +125°C — COMMERCIAL SCREENING L7C162KM25 L7C162KM20 L7C162KM15	



LOGIC

DEVICES INCORPORATED

L7C164/16616K x 4 Static RAM

FEATURES

- ☐ 16K x 4 Static RAM with Common I/O
- □ Auto-Powerdown[™]Design
- ☐ Advanced CMOS Technology
- ☐ High Speed to 12 ns maximum
- Low Power Operation
 Active: 325 mW typical at 25 ns
 Standby: 400 μW typical
- ☐ Data Retention at 2 V for Battery Backup Operation
- ☐ DESC SMD No. 5962-89692 — L7C164 5962-89892 — L7C166
- ☐ Available 100% Screened to MIL-STD-883, Class B
- ☐ Plug Compatible with IDT 6198/7188 and Cypress CY7C164/166
- Package Styles Available:
 - 24-pin Plastic DIP
 - 22/24-pin Ceramic DIP
 - 24-pin Plastic SOJ
 - 22/28-pin Ceramic LCC

DESCRIPTION

The L7C164 and L7C166 are high-performance, low-power CMOS static RAMs. The storage cells are organized as 16,384 words by 4 bits per word. Data In and Data Out signals share I/O pins. The L7C164 has a single active-low Chip Enable. The L7C166 has a single Chip Enable and an Output Enable. These devices are available in four speeds with maximum access times from 12 ns to 25 ns.

Inputs and outputs are TTL compatible. Operation is from a single +5 V power supply. Power consumption is 325 mW (typical) at 25 ns. Dissipation drops to 60 mW (typical) when the memory is deselected.

Two standby modes are available. Proprietary Auto-Powerdown™ circuitry reduces power consumption automatically during read or write accesses which are longer than the minimum access time, or when the


memory is deselected. In addition, data may be retained in inactive storage with a supply voltage as low as 2 V. The L7C164 and L7C166 consume only 30 μ W (typical) at 3 V, allowing effective battery backup operation.

The L7C164 and L7C166 provide asynchronous (unclocked) operation with matching access and cycle times. An active-low Chip Enable and a three-state I/O bus simplify the connection of several chips for increased capacity.

Memory locations are specified on address pins A0 through A13. For the L7C164, reading from a designated location is accomplished by presenting an address and driving \overline{CE} LOW while \overline{WE} remains HIGH. For the L7C166, \overline{CE} and \overline{OE} must be LOW while \overline{WE} remains HIGH. The data in the addressed memory location will then appear on the Data Out pins within one access time. The output pins stay in a high-impedance state when \overline{CE} or \overline{OE} is HIGH, or \overline{WE} is LOW.

Writing to an addressed location is accomplished when the active-low \overline{CE} and \overline{WE} inputs are LOW. Either signal may be used to terminate the write operation. Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L7C164 and L7C166 can withstand an injection current of up to 200 mA on any pin without damage.



16K x 4 Static RAM

Storage temperature	65°C to +150°C
Operating ambient temperature	55°C to +125°C
Vcc supply voltage with respect to ground	0.5 V to +7.0 V
Input signal with respect to ground	3.0 V to +7.0 V
Signal applied to high impedance output	3.0 V to +7.0 V
Output current into low outputs	25 mA
Latchup current	> 200 mA

Mode	Temperature Range (Ambient)	Supply Voltage
Active Operation, Commercial	0°C to +70°C	$4.5~V \leq \textbf{V} \text{CC} \leq 5.5~V$
Active Operation, Industrial	−40°C to +85°C	$4.5~V \leq \textbf{V} \texttt{CC} \leq 5.5~V$
Active Operation, Military	–55°C to +125°C	$4.5 \text{ V} \leq \text{V} \text{CC} \leq 5.5 \text{ V}$
Data Retention, Commercial	0°C to +70°C	$2.0~V \leq \textbf{V} \text{CC} \leq 5.5~V$
Data Retention, Industrial	-40°C to +85°C	$2.0 \text{ V} \le \text{V} \text{CC} \le 5.5 \text{ V}$
Data Retention, Military	−55°C to +125°C	$2.0 \text{ V} \le \text{V} \text{CC} \le 5.5 \text{ V}$

	Parameter T		L7C164/166				
Symbol		Test Condition	Min	Тур Ма		(Unit	
V OH	Output High Voltage	V CC = 4.5 V, IOH = -4.0 mA	2.4			V	
V OL	Output Low Voltage	IoL = 8.0 mA			0.4	V	
V iн	Input High Voltage		2.2		V CC +0.3	V	
V IL	Input Low Voltage	(Note 3)	-3.0		0.8	V	
lix	Input Leakage Current	Ground ≤ VIN ≤ VCC	-10		+10	μA	
loz	Output Leakage Current	(Note 4)	-10		+10	μA	
ICC2	Vcc Current, TTL Inactive	(Note 7)		12	25	mA	
ICC3	Vcc Current, CMOS Standby	(Note 8)		80	300	μА	
ICC4	Vcc Current, Data Retention	V CC = 3.0 V (Note 9)		10	150	μA	
CIN	Input Capacitance	Ambient Temp = 25°C, V cc = 5.0 V			5	pF	
COUT	Output Capacitance	Test Frequency = 1 MHz (Note 10)			7	pF	

			L7C164/166-				
Symbol	Parameter	Test Condition	25	20	15	12	Unit
ICC1	Vcc Current, Active	(Note 6)	100	120	140	165	mA


= 64K Static RAMs





16K x 4 Static RAM

SWITCHING CHARACTERISTICS Over Operating Range

		L7C164/166-								
		2	25		20		15		2	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	
tavav	Read Cycle Time	25		20		15		12		
t AVQV	Address Valid to Output Valid (Notes 13, 14)		25		20		15		12	
t AXQX	Address Change to Output Change	3		3		3		3		
tclav	Chip Enable Low to Output Valid (Notes 13, 15)		25		20		15		12	
tclaz	Chip Enable Low to Output Low Z (Notes 20, 21)	3		3		3		3		
t CHQZ	Chip Enable High to Output High Z (Notes 20, 21)		10		8		8		5	
tolav	Output Enable Low to Output Valid		12		10		8		6	
toLQZ	Output Enable Low to Output Low Z (Notes 20, 21)	0		0		0		0		
t onqz	Output Enable High to Output High Z (Notes 20, 21)		10		8		5		5	
t PU	Input Transition to Power Up (Notes 10, 19)	0		0		0		0		
t PD	Power Up to Power Down (Notes 10, 19)		25		20		20		20	
t CHVL	Chip Enable High to Data Retention (Note 10)	0		0		0		0		









=== 64K Static RAMs

16K x 4 Static RAM

SWITCHING CHARACTERISTICS Over Operating Range

		L7C164/166-								
	I Parameter	2	25		0	15		1	2	
Symbol		Min	Max	Min	Max	Min	Max	Min	Max	
t AVAV	Write Cycle Time	20		20		15		12		
tCLEW	Chip Enable Low to End of Write Cycle	15		15		12		10		
t AVBW	Address Valid to Beginning of Write Cycle	0		0		0		0		
t AVEW	Address Valid to End of Write Cycle	15		15		12		10		
t EWAX	End of Write Cycle to Address Change	0		0		0		0		
twlew	Write Enable Low to End of Write Cycle	15		15		12		10		
t DVEW	Data Valid to End of Write Cycle	10		10		7		6		
t EWDX	End of Write Cycle to Data Change	0		0		0		0		
twnqz	Write Enable High to Output Low Z (Notes 20, 21)	0		0		0		0		
twlqz	Write Enable Low to Output High Z (Notes 20, 21)		7		7		5		4	







16K x 4 Static RAM


NOTES


- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at –0.6 V. A current in excess of 100 mA is required to reach –2.0 V. The device can withstand indefinite operation with inputs as low as –3 V subject only to power dissipation and bond wire fusing constraints.
- 4. Tested with GND \leq **V**OUT \leq **V**CC. The device is disabled, i.e., $\overline{CE} = V$ CC.
- 5. A series of normalized curves is available to supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
- 6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $\overline{CE} \leq V_{IL}$, $\overline{WE} \leq V_{IL}$. Input pulse levels are 0 to 3.0~V.
- 7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{\text{CE}} \ge \text{V}_{\text{IH}}$.
- 8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\overline{CE} = VCC$. Input levels are within 0.2 V of VCC or GND.
- 9. Data retention operation requires that VCC never drop below 2.0 V. \overrightarrow{CE} must be \geq VCC 0.2 V. All other inputs must meet VIN \geq VCC 0.2 V or VIN \leq 0.2 V to ensure full powerdown. For low power version (if applicable), this requirement applies only to \overrightarrow{CE} and \overrightarrow{WE} ; there are no restrictions on data and address.
- 10. These parameters are guaranteed but not 100% tested.


- 11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, output loading for specified IOL and IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
- 12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tAVEW is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 13. WE is high for the read cycle.
- 14. The chip is continuously selected ($\overline{\text{CE}}$ low).
- 15. All address lines are valid prior-to or coincident-with the $\overline{\text{CE}}$ transition to active.
- 16. The internal write cycle of the memory is defined by the overlap of \overline{CE} active and \overline{WE} low. All three signals must be active to initiate a write. Any signal can terminate a write by going inactive. The address, data, and control input setup and hold times should be referenced to the signal that becomes active last or becomes inactive first.
- 17. If WE goes low before or concurrent with the latter of CE going active, the output remains in a high impedance state.
- 18. If CE goes inactive before or concurrent with WE going high, the output remains in a high impedance state.
- 19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
- a. Falling edge of CE.
- b. Falling edge of $\overline{\text{WE}}$ ($\overline{\text{CE}}$ active).
- c. Transition on any address line (CE active)
- d. Transition on any data line (CE, and WE active).

The device automatically powers down from ICC1 to ICC2 after tPD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.

- 20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
- 21. Transition is measured ± 200 mV from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tested.
- 22. All address timings are referenced from the last valid address line to the first transitioning address line.
- 23. CE or WE must be inactive during address transitions.
- 24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. In adequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A 0.01 μ F high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.







DES INCORPORATED 16K x 4 Static RAM

	L7C164 — ORDERING INFORMATION	
	22-pin — 0.3" wide	24-pin — 0.3" wide
	A0	A0
eed	Ceramic DIP (C3)	Plastic SOJ (W1)
,eu	0°C to +70°C — COMMERCIAL SCREENING	
ns	L7C164CC20	L7C164WC20
	L7C164CC20 L7C164CC15 L7C164CC12	L7C164WC20 L7C164WC15 L7C164WC12
ns ns ns	L7C164CC15	L7C164WC15 L7C164WC12
ns ns ns	L7C164CC15 L7C164CC12	L7C164WC15 L7C164WC12 L7C164WI20
ns ns	L7C164CC15 L7C164CC12	L7C164WC15 L7C164WC12
ns ns ns ns	L7C164CC15 L7C164CC12	L7C164WC15 L7C164WC12 L7C164WI20 L7C164WI15
ns ns ns ns ns	L7C164CC15 L7C164CC12 -40°C to +85°C — Commercial Screening -55°C to +125°C — Commercial Screening L7C164CM25	L7C164WC15 L7C164WC12 L7C164WI20 L7C164WI15
ns ns ns ns ns ns	L7C164CC15 L7C164CC12 -40°C to +85°C — Commercial Screening -55°C to +125°C — Commercial Screening	L7C164WC15 L7C164WC12 L7C164WI20 L7C164WI15
ns ns ns ns	L7C164CC15 L7C164CC12 -40°C to +85°C — Commercial Screening -55°C to +125°C — Commercial Screening L7C164CM25 L7C164CM20	L7C164WC15 L7C164WC12 L7C164WI20 L7C164WI15
ns ns ns ns ns ns ns	L7C164CC15 L7C164CC12 -40°C to +85°C — Commercial Screening -55°C to +125°C — Commercial Screening L7C164CM25 L7C164CM20 L7C164CM15	L7C164WC15 L7C164WC12 L7C164WI20 L7C164WI15
ns ns ns ns ns ns	L7C164CC15 L7C164CC12 -40°C to +85°C — COMMERCIAL SCREENING -55°C to +125°C — COMMERCIAL SCREENING L7C164CM25 L7C164CM20 L7C164CM15 -55°C to +125°C — MIL-STD-883 COMPLIANT	L7C164WC15 L7C164WC12 L7C164WI20 L7C164WI15



	22-pin	
	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	
ed	Ceramic Leadless Chip Carrier (K4)	
	0°C to +70°C — Commercial Screening	
ns	L7C164KC20	
ns ns	L7C164KC15 L7C164KC12	
	-40°C to +85°C — Commercial Screening	
ns		
ns ns		
	-55°C to +125°C — COMMERCIAL SCREENING	A CONTROL OF THE PROPERTY OF T
ns	L7C164KM25	
	L7C164KM20 L7C164KM15	
ns ns	-55°C to +125°C - MIL-STD-883 COMPLIANT	
	-55°C to +125°C — MIL-STD-883 COMPLIANT L7C164KMB25	
าธ		

24-pin — 0.3" wide 24-pin — 0.	.3" wide
A0	A0
Plastic DIP Ceramic DIP	Plastic SOJ (W1)
ed (P2) (C1)	Plastic SOJ (W1)
d (P2) (C1) 0°C to +70°C — COMMERCIAL SCREENING	
Column C	(W1) L7C166WC20 L7C166WC15
Column C	(W1) L7C166WC20
Column C	(W1) L7C166WC20 L7C166WC15
C C C C C C C C	(W1) L7C166WC20 L7C166WC15
Column C	L7C166WC20 L7C166WC15 L7C166WC12 L7C166WI20 L7C166WI15
Column C	(W1) L7C166WC20 L7C166WC15 L7C166WC12 L7C166WI20
C C C C C C C C	L7C166WC20 L7C166WC15 L7C166WC12 L7C166WI20 L7C166WI15
Column	L7C166WC20 L7C166WC15 L7C166WC12 L7C166WI20 L7C166WI15
C1 O°C to +70°C — COMMERCIAL SCREENING	L7C166WC20 L7C166WC15 L7C166WC12 L7C166WI20 L7C166WI15



	L7C166 — ORDERING INFORMATION	
	28-pin	
	8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
	3 2 11 28 27	
	A1	
	A3 \	
	$A_5 = A_5 = A_1 = A_1 = A_1 = A_2 = A_1 = A_2 $	
	A7 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
	A8 11 19 \$ I/O2 CE 12 18 \$ I/O1	
	13 14 15 16 17	
	G D B O I O I O I O I O I O I O I O I O I O	
ed	Ceramic Leadless Chip Carrier (K5)	
	(K5) 0°C to +70°C — Commercial Screening	
ns	(K5) 0°C to +70°C — Commercial Screening L7C166KC20	
ns ns	(K5) 0°C to +70°C — Commercial Screening	
ns ns	(K5) 0°C to +70°C — Commercial Screening L7C166KC20 L7C166KC15	
ns ns ns	(K5) 0°C to +70°C — COMMERCIAL SCREENING L7C166KC20 L7C166KC15 L7C166KC12	
าร าร าร าร	(K5) 0°C to +70°C — COMMERCIAL SCREENING L7C166KC20 L7C166KC15 L7C166KC12	
ns ns ns ns	(K5) 0°C to +70°C — COMMERCIAL SCREENING L7C166KC20 L7C166KC15 L7C166KC12 -40°C to +85°C — COMMERCIAL SCREENING	
ns ns ns ns	(K5) 0°C to +70°C — COMMERCIAL SCREENING L7C166KC20 L7C166KC15 L7C166KC12 -40°C to +85°C — COMMERCIAL SCREENING	
ns ns ns ns ns	(K5) 0°C to +70°C — COMMERCIAL SCREENING L7C166KC20 L7C166KC15 L7C166KC12 -40°C to +85°C — COMMERCIAL SCREENING -55°C to +125°C — COMMERCIAL SCREENING L7C166KM25	
	(K5) 0°C to +70°C — COMMERCIAL SCREENING L7C166KC20 L7C166KC15 L7C166KC12 -40°C to +85°C — COMMERCIAL SCREENING	
ns ns ns ns ns	(K5) 0°C to +70°C — COMMERCIAL SCREENING L7C166KC20 L7C166KC15 L7C166KC12 -40°C to +85°C — COMMERCIAL SCREENING -55°C to +125°C — COMMERCIAL SCREENING L7C166KM25 L7C166KM20 L7C166KM15	
าร าร าร าร าร	(K5) 0°C to +70°C — COMMERCIAL SCREENING L7C166KC20 L7C166KC15 L7C166KC12 -40°C to +85°C — COMMERCIAL SCREENING -55°C to +125°C — COMMERCIAL SCREENING L7C166KM25 L7C166KM20	
าร าร าร าร าร าร	(K5) 0°C to +70°C — COMMERCIAL SCREENING L7C166KC20 L7C166KC15 L7C166KC12 -40°C to +85°C — COMMERCIAL SCREENING -55°C to +125°C — COMMERCIAL SCREENING L7C166KM25 L7C166KM20 L7C166KM15 -55°C to +125°C — MIL-STD-883 COMPLIANT	





L7C185

8K x 8 Static RAM (Low Power)

FEATURES

- ☐ 8K x 8 Static RAM with Chip Select Powerdown, Output Enable
- ☐ Auto-Powerdown[™]Design
- ☐ Advanced CMOS Technology
- ☐ High Speed to 12 ns maximum
- ☐ Low Power Operation Active:

425 mW typical at 25 ns Standby (typical): 400μW (L7C185) 200 μW (L7C185-L)

- ☐ Data Retention at 2 V for Battery Backup Operation
- ☐ DESC SMD No. 5962-38294
- ☐ Available 100% Screened to MIL-STD-883, Class B
- ☐ Plug Compatible with IDT7164, Cypress CY7C185/186
- ☐ Package Styles Available:
 - 28-pin Plastic DIP
 - 28-pin Ceramic DIP
 - 28-pin Plastic SOJ
 - 28-pin Ceramic Flatpack
 - 28-pin Ceramic LCC
 - 32-pin Ceramic LCC

DESCRIPTION

The L7C185 is a high-performance, low-power CMOS static RAM. The storage circuitry is organized as 8,192 words by 8 bits per word. The 8 Data In and Data Out signals share I/O pins. These devices are available in four speeds with maximum access times from 12 ns to 25 ns.

Inputs and outputs are TTL compatible. Operation is from a single +5 V power supply. Power consumption for the L7C185 is 425 mW (typical) at 25 ns. Dissipation drops to 60 mW (typical) for the L7C185 and 50 mW (typical) for the L7C185-L when the memory is deselected.

Two standby modes are available. Proprietary Auto-Powerdown™ circuitry reduces power consumption automatically during read or write accesses which are longer than the minimum access time, or when the memory is deselected. In addition, data may be retained in inactive storage with a supply voltage as low


as 2 V. The L7C185 and L7CL185-L consume only 30 μ W and 15 μ W (typical) respectively at 3 V, allowing effective battery backup operation.

The L7C185 provides asynchronous (unclocked) operation with matching access and cycle times. Two Chip Enables (one active-low) and a three-state I/O bus with a separate Output Enable control simplify the connection of several chips for increased storage capacity.

Memory locations are specified on address pins A0 through A12. Reading from a designated location is accomplished by presenting an address and driving $\overline{CE1}$ and \overline{OE} LOW, and CE2 and \overline{WE} HIGH. The data in the addressed memory location will then appear on the Data Out pins within one access time. The output pins stay in a high-impedance state when $\overline{CE1}$ or \overline{OE} is HIGH, or CE2 or \overline{WE} is LOW.

Writing to an addressed location is accomplished when the active-low $\overline{\text{CE}_1}$ and $\overline{\text{WE}}$ inputs are both LOW, and CE2 is HIGH. Any of these signals may be used to terminate the write operation. Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L7C185 can withstand an injection current of up to 200 mA on any pin without damage.





L7C185 8K x 8 Static RAM (Low Power)

Storage temperature	65°C to +150°C
Operating ambient temperature	–55°C to +125°C
Vcc supply voltage with respect to ground	
Input signal with respect to ground	−3.0 V to +7.0 V
Signal applied to high impedance output	–3.0 V to +7.0 V
Output current into low outputs	25 m/
Latchup current	> 200 m/

Mode	Temperature Range (Ambient)	Supply Voltage
ctive Operation, Commercial	0°C to +70°C	4.5 V ≤ V CC ≤ 5.5 V
Active Operation, Industrial	–40°C to +85°C	4.5 V ≤ V CC ≤ 5.5 V
ctive Operation, Military	−55°C to +125°C	4.5 V ≤ V CC ≤ 5.5 V
ata Retention, Commercial	0°C to +70°C	2.0 V ≤ V CC ≤ 5.5 V
ata Retention, Industrial	−40°C to +85°C	2.0 V ≤ V CC ≤ 5.5 V
Data Retention, Military	-55°C to +125°C	2.0 V ≤ V CC ≤ 5.5 V

		CAL CHARACTERISTICS Over Operating Conditions (Note 5)		L7C18	5	L			
Symbol	Parameter	Test Condition	Min	Тур	Max	Min	Тур	Max	Unit
V OH	Output High Voltage	V CC = 4.5 V, I OH = -4.0 mA	2.4			2.4			V
V OL	Output Low Voltage	IOL = 8.0 mA			0.4			0.4	V
V iн	Input High Voltage		2.2		V cc +0.3	2.2		V cc +0.3	٧
V 1L	Input Low Voltage	(Note 3)	-3.0		0.8	-3.0		0.8	V
lix	Input Leakage Current	Ground ≤ VIN ≤ VCC	-10		+10	-10		+10	μΑ
loz	Output Leakage Current	(Note 4)	-10		+10	-10		+10	μΑ
ICC2	Vcc Current, TTL Inactive	(Note 7)		12	25		10	15	mA
ICC3	Vcc Current, CMOS Standby	(Note 8)		80	300		40	150	μΑ
ICC4	Vcc Current, Data Retention	V CC = 3.0 V (Note 9)		10	150		5	50	μΑ
CIN	Input Capacitance	Ambient Temp = 25°C, Vcc = 5.0 V			5			5	рF
COUT	Output Capacitance	Test Frequency = 1 MHz (Note 10)			7			7	pF


				L7C185-			
Symbol	Parameter	Test Condition	25	20	15	12	Unit
ICC1	Vcc Current, Active	(Note 6)	115	135	160	195	mA





8K x 8 Static RAM (Low Power)

SWITCHING CHARACTERISTICS Over Operating Range

		L7C185-								
	Parameter	2	25		20		15		2	
Symbol		Min	Max	Min	Max	Min	Max	Min	Max	
tavav	Read Cycle Time	25		20		15		12		
tavqv	Address Valid to Output Valid (Notes 13, 14)		25		20		15		12	
taxox	Address Change to Output Change	3		3		3		3		
tclav	Chip Enable Low to Output Valid (Notes 13, 15)		25		20		15		12	
tclaz	Chip Enable Low to Output Low Z (Notes 20, 21)	3		3		3		3		
tchqz	Chip Enable High to Output High Z (Notes 20, 21)		10		8		8		5	
tolqv	Output Enable Low to Output Valid		12		10		8		6	
t OLQZ	Output Enable Low to Output Low Z (Notes 20, 21)	0		0		0		0		
t OHQZ	Output Enable High to Output High Z (Notes 20, 21)		10		8		5		5	
t PU	Input Transition to Power Up (Notes 10, 19)	0		0		0		0		
t PD	Power Up to Power Down (Notes 10, 19)		25		20		20		20	
t CHVL	Chip Enable High to Data Retention (Note 10)	0		0		0		0		









8K x 8 Static RAM (Low Power)

SWITCHING CHARACTERISTICS Over Operating Range

WRITE	CYCLE Notes 5, 11, 12, 22, 23, 24 (ns)									
		L7C185-					Ļ T			
		2	:5	2	0	15		1	2	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	
tavav	Write Cycle Time	20		20		15		12		
tCLEW	Chip Enable Low to End of Write Cycle	15		15		12		10		
tavbw	Address Valid to Beginning of Write Cycle	0		0		0		0		
t AVEW	Address Valid to End of Write Cycle	15		15		12		10		
tewax	End of Write Cycle to Address Change	0		0		0		0		
twlew	Write Enable Low to End of Write Cycle	15		15		12		10		
t DVEW	Data Valid to End of Write Cycle	10		10		7		6		
t EWDX	End of Write Cycle to Data Change	0		0		0		0		
twhqz	Write Enable High to Output Low Z (Notes 20, 21)	0		0		0		0		
twLQZ	Write Enable Low to Output High Z (Notes 20, 21)		7		7		5		4	





64K Static RAMs



8K x 8 Static RAM (Low Power)


NOTES


- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at $-0.6~\rm V.$ A current in excess of 100 mA is required to reach $-2.0~\rm V.$ The device can withstand in definite operation with inputs as low as $-3~\rm V$ subject only to power dissipation and bond wire fusing constraints.
- 4. Tested with GND \leq **V**OUT \leq **V**CC. The device is disabled, i.e., $\overline{CE1} = VCC$, CE2 = GND.
- 5. A series of normalized curves is available to supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
- 6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $\overline{\text{CEi}} \leq \text{VII}$, $\overline{\text{CE}} \geq \text{VIH}$, $\overline{\text{WE}} \leq \text{VI}$. Input pulse levels are 0 to 3.0 V.
- 7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{\text{CE1}} \ge \text{VIH}$, $\text{CE2} \le \text{VIL}$.
- 8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\overline{\text{CE1}} = \mathbf{V}\text{CC}$, $\overline{\text{CE2}} = G\text{ND}$. Input levels are within 0.2 V of VCC or GND.
- 9. Data retention operation requires that VCC never drop below 2.0 V. \overrightarrow{CE} 1 must be $\geq VCC 0.2$ V or CE2 must be ≤ 0.2 V. All other inputs must meet $VIN \geq VCC 0.2$ V or $VIN \leq 0.2$ V to ensure full powerdown. For low power version (if applicable), this requirement applies only to $\overrightarrow{CE1}$, CE2, and \overrightarrow{WE} ; there are no restrictions on data and address.
- 10. These parameters are guaranteed but not 100% tested.


- 11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, output loading for specified IOL and IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
- 12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tAVEW is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 13. WE is high for the read cycle.
- 14. The chip is continuously selected ($\overline{CE_1}$ low, CE2 high).
- 15. All address lines are valid prior-to or coincident-with the $\overline{\text{CE}_1}$ and CE2 transition to active.
- 16. The internal write cycle of the memory is defined by the overlap of $\overline{CE1}$ and CE2 active and \overline{WE} low. All three signals must be active to initiate a write. Any signal can terminate a write by going inactive. The address, data, and control input setup and hold times should be referenced to the signal that becomes active last or becomes inactive first.
- 17. If $\overline{\text{WE}}$ goes low before or concurrent with the latter of $\overline{\text{CE}_1}$ and CE2 going active, the output remains in a high impedance state.
- 18. If $\overline{\text{CE}_1}$ and CE2 goes inactive before or concurrent with $\overline{\text{WE}}$ going high, the output remains in a high impedance state.
- 19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
- Rising edge of CE2 (CE1 active) or the falling edge of CE1 (CE2 active).
- b. Falling edge of \overline{WE} ($\overline{CE_1}$, CE_2 active).
- c. Transition on any address line (CE1, CE2 active).
- d. Transition on any data line (\overline{CE}_1 , CE₂, and \overline{WE} active).

The device automatically powers down from ICC1 to ICC2 after tPD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.

- 20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
- 21. Transition is measured ± 200 mV from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tested.
- 22. All address timings are referenced from the last valid address line to the first transitioning address line.
- 23. $\overline{CE_1}$, $\overline{CE_2}$, or \overline{WE} must be inactive during address transitions.
- 24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A $0.01~\mu F$ high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.









8K x 8 Static RAM (Low Power)

28-pin — 0.3" wide		28-pin — 0.6" wide	
A ₁₂ 2 27	A11 OE A10 CE1 I/O7 I/O6 I/O5 I/O4	NC	28 VCC 27 WE 26 CE2 25 A8 24 A9 23 A11 22 OE 21 A10 20 CE1 19 VO7 18 VO6 17 VO5 16 I/O4 15 I/O3

Plastic DIP (P10)	Ceramic DIP (C5)	Plastic DIP (P9)	Ceramic DIP (C6)
0°C to +70°C — COMMERCIA	AL SCREENING		
L7C185PC20*	L7C185CC20*	L7C185NC20*	L7C185IC20*
L7C185PC15*	L7C185CC15*	L7C185NC15*	L7C185IC15*
L7C185PC12*	L7C185CC12*	L7C185NC12*	L7C185IC12*
-40°C to +85°C — COMMER	CIAL SCREENING		
L7C185Pl20*		L7C185NI20*	
L7C185PI15*		L7C185NI15*	
L7C185PI12*		L7C185NI12*	
-55°C to +125°C — Comm	ERCIAL SCREENING		
	L7C185CM25*		L7C185IM25*
	L7C185CM20*		L7C185IM20*
	L7C185CM15*		L7C185IM15*
-55°C to +125°C MIL-S	TD-883 COMPLIANT		
	L7C185CMB25*		L7C185IMB25*
	L7C185CMB20*		L7C185IMB20*
	L7C185CMB15*		L7C185IMB15*
	(P10) 0°C to +70°C — COMMERCIA L7C185PC20° L7C185PC12° L7C185PC12° -40°C to +85°C — COMMERCIA L7C185P120° L7C185P115° L7C185P112° -55°C to +125°C — COMMINICATION COMINICATION COMINICATION COMMINICATION COMMINICATION C	(P10) (C5) 0°C to +70°C — COMMERCIAL SCREENING L7C185PC20* L7C185CC20* L7C185PC15* L7C185CC15* L7C185PC12* L7C185CC12* -40°C to +85°C — COMMERCIAL SCREENING L7C185Pl20* L7C185Pl15* L7C185Pl12* -55°C to +125°C — COMMERCIAL SCREENING L7C185CM25* L7C185CM20* L7C185CM20* L7C185CM15* -55°C to +125°C — MIL-STD-883 COMPLIANT L7C185CMB25* L7C185CMB20*	(P10) (C5) (P9) 0°C to +70°C — COMMERCIAL SCREENING L7C185PC20* L7C185CC20* L7C185NC20* L7C185PC15* L7C185CC15* L7C185NC15* L7C185PC12* L7C185CC12* L7C185NC12* -40°C to +85°C — COMMERCIAL SCREENING L7C185Pl15* L7C185Nl15* L7C185Pl12* L7C185Nl12* -55°C to +125°C — COMMERCIAL SCREENING L7C185CM25* L7C185CM20* L7C185CM20* L7C185CM15* L7C185CM20* L7C185CM15* -55°C to +125°C — MIL-STD-883 COMPLIANT L7C185CMB20*

^{*}The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L7C185CMB15L)

= 64K Static RAMs




8K x 8 Static RAM (Low Power)

	ORDERING INFORMATION	
	28-pin — 0.3" wide	28-pin
	NC	NC
eed	Plastic SOJ (W2)	Ceramic Flatpack (M2)
ed		
ns	(W2) 0°C to +70°C — Commercial Screening L7C185WC20*	(M2) L7C185MC20*
	(W2) 0°C to +70°C — Commercial Screening	(M2)
ns ns	(W2) 0°C to +70°C — Commercial Screening L7C185WC20* L7C185WC15*	L7C185MC20* L7C185MC15*
ns ns	(W2) 0°C to +70°C — COMMERCIAL SCREENING L7C185WC20* L7C185WC15* L7C185WC12*	L7C185MC20* L7C185MC15*
ns ns ns ns	(W2) 0°C to +70°C — COMMERCIAL SCREENING L7C185WC20° L7C185WC15° L7C185WC12° -40°C to +85°C — COMMERCIAL SCREENING L7C185WI20° L7C185WI15°	L7C185MC20* L7C185MC15*
ns ns ns	(W2) 0°C to +70°C — Commercial Screening L7C185WC20* L7C185WC15* L7C185WC12* -40°C to +85°C — Commercial Screening L7C185WI20*	L7C185MC20* L7C185MC15*
ns ns ns ns	(W2) 0°C to +70°C — COMMERCIAL SCREENING L7C185WC20° L7C185WC15° L7C185WC12° -40°C to +85°C — COMMERCIAL SCREENING L7C185WI20° L7C185WI15°	L7C185MC20* L7C185MC15*
ns ns ns ns ns ns	(W2) 0°C to +70°C — COMMERCIAL SCREENING L7C185WC20° L7C185WC15° L7C185WC12° -40°C to +85°C — COMMERCIAL SCREENING L7C185WI20° L7C185WI15° L7C185WI12°	(M2) L7C185MC20* L7C185MC15* L7C185MC12* L7C185MM25*
ns ns ns ns	(W2) 0°C to +70°C — COMMERCIAL SCREENING L7C185WC20° L7C185WC15° L7C185WC12° -40°C to +85°C — COMMERCIAL SCREENING L7C185WI20° L7C185WI15° L7C185WI12°	(M2) L7C185MC20* L7C185MC15* L7C185MC12*
ns ns ns ns ns ns ns	(W2) 0°C to +70°C — COMMERCIAL SCREENING L7C185WC10* L7C185WC12* -40°C to +85°C — COMMERCIAL SCREENING L7C185W120* L7C185W115* L7C185W112* -55°C to +125°C — COMMERCIAL SCREENING	L7C185MM25* L7C185MM20*
ns ns ns ns ns ns ns	(W2) 0°C to +70°C — COMMERCIAL SCREENING L7C185WC20° L7C185WC15° L7C185WC12° -40°C to +85°C — COMMERCIAL SCREENING L7C185WI20° L7C185WI15° L7C185WI12°	L7C185MM25* L7C185MM25* L7C185MM20*
ns ns ns ns ns ns	(W2) 0°C to +70°C — COMMERCIAL SCREENING L7C185WC10* L7C185WC12* -40°C to +85°C — COMMERCIAL SCREENING L7C185W120* L7C185W115* L7C185W112* -55°C to +125°C — COMMERCIAL SCREENING	L7C185MC20* L7C185MC15* L7C185MC12* L7C185MM25* L7C185MM20* L7C185MM15*

*The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L7C185MMB15L)

= 64K Static RAMs

8K x 8 Static RAM (Low Power)



*The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L7C185KMB15L)



16K Static RAMs 64K Static RAMs 256K Static RAMs 1M Static RAMs Special Architecture Static RAMs FIFO Products Quality and Reliability Technology and Design Features Package Information Product Listing Sales Offices

Ordering Information



256K Static RAMs



256K STATI	C RAMS	4-1
L7C197	256K x 1, Separate I/O, 1 Chip Enable	
L7C194	64K x 4, Common I/O, 1 Chip Enable	
L7C195	64K x 4, Common I/O, 1 Chip Enable + Output Enable	
I 7C199	32K v 8 Common I/O 1 Chin Enable + Output Enable	4_10





L7C197 256K x 1 Static RAM

FEATURES

- ☐ 256K x 1 Static RAM with Separate I/O, Chip Select Powerdown
- ☐ Auto-Powerdown[™] Design
- ☐ Advanced CMOS Technology
- ☐ High Speed to 15 ns maximum
- ☐ Low Power Operation Active: 165 mW typical at 35 ns Standby: 5 mW typical
- ☐ Data Retention at 2 V for Battery Backup Operation
- ☐ DESC SMD No. 5962-88544
- ☐ Available 100% Screened to MIL-STD-883, Class B
- ☐ Plug Compatible with IDT71257, Cypress CY7C197
- ☐ Package Styles Available:
 - 24-pin Plastic DIP
 - 24-pin Ceramic DIP
 - 24-pin Plastic SOJ
 - 28-pin Ceramic LCC

DESCRIPTION

The L7C197 is a high-performance, low-power CMOS static RAM. The storage circuitry is organized as 262,144 words by 1 bit per word. This device is available in four speeds with maximum access times from 15 ns to 35 ns.

Operation is from a single +5 V power supply and all interface signals are TTL compatible. Power consumption is 165 mW (typical) at 35 ns. Dissipation drops to 50 mW (typical) when the memory is deselected.

Two standby modes are available. Proprietary Auto-Powerdown™ circuitry reduces power consumption automatically during read or write accesses which are longer than the minimum access time, or when the memory is deselected. In addition, data may be retained in inactive storage with a supply voltage as low


as 2 V. The L7C197 consumes only 150 µW (typical) at 3 V, allowing effective battery backup operation.

The L7C197 provides asynchronous (unclocked) operation with matching access and cycle times. An active-low Chip Enable and a three-state output simplify the connection of several chips for increased capacity.

Memory locations are specified on address pins A0 through A17. Reading from a designated location is accomplished by presenting an address and driving \overline{CE} LOW while \overline{WE} remains HIGH. The data in the addressed memory location will then appear on the Data Out pin within one access time. The output pin stays in a high-impedance state when \overline{CE} is HIGH or \overline{WE} is LOW.

Writing to an addressed location is accomplished when the active-low \overline{CE} and \overline{WE} inputs are both LOW. Either signal may be used to terminate the write operation. Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L7C197 can withstand an injection current of up to 200 mA on any pin without damage.



Storage temperature	65°C to +150°C
Operating ambient temperature	
Vcc supply voltage with respect to ground	
Input signal with respect to ground	–3.0 V to +7.0 \
Signal applied to high impedance output	
Output current into low outputs	25 mA
Latchup current	> 200 mA

Mode	Temperature Range (Ambient)	Supply Voltage
Active Operation, Commercial	0°C to +70°C	$4.5~V \leq \textbf{V} \text{CC} \leq 5.5~V$
Active Operation, Industrial	-40°C to +85°C	$4.5~V \leq \textbf{V} \text{CC} \leq 5.5~V$
Active Operation, Military	-55°C to +125°C	$4.5~V \leq \textbf{V} \text{CC} \leq 5.5~V$
Data Retention, Commercial	0°C to +70°C	$2.0 \text{ V} \le \text{V} \text{CC} \le 5.5 \text{ V}$
Data Retention, Industrial	–40°C to +85°C	$2.0~V \leq \textbf{V} \text{CC} \leq 5.5~V$
Data Retention, Military	-55°C to +125°C	2.0 V ≤ V CC ≤ 5.5 V

				L7C197		
Symbol	Parameter	rameter Test Condition	Min	Тур	Max	Unit
V OH	Output High Voltage	V CC = 4.5 V, IOH = -4.0 mA	2.4			V
V OL	Output Low Voltage	IOL = 8.0 mA			0.4	V
V iH	Input High Voltage		2.2		V cc +0.3	V
V il	Input Low Voltage	(Note 3)	-3.0		0.8	٧
lix	Input Leakage Current	Ground ≤ VIN ≤ VCC	-10		+10	μА
loz	Output Leakage Current	(Note 4)	-10		+10	μA
ICC2	Vcc Current, TTL Inactive	(Note 7)		10	20	mA
Іссз	Vcc Current, CMOS Standby	(Note 8)		1	3	mA
ICC4	Vcc Current, Data Retention	V CC = 3.0 V (Note 9)		50	200	μΑ
CIN	Input Capacitance	Ambient Temp = 25°C, Vcc = 5.0 V			5	pF
COUT	Output Capacitance	Test Frequency = 1 MHz (Note 10)			7	pF


			L7C197-				
Symbol	Parameter	Test Condition	35	25	20	15	Unit
ICC1	Vcc Current, Active	(Note 6)	75	100	125	160	mA





256K x 1 Static RAM

SWITCHING CHARACTERISTICS Over Operating Range

READ (Cycle Notes 5, 11, 12, 22, 23, 24 (ns)										
			L7C197-								
		3	5	2	5	2	20		5		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max		
tavav	Read Cycle Time	35		25		20		15			
tavov	Address Valid to Output Valid (Notes 13, 14)		35		25		20		15		
taxqx	Address Change to Output Change	3		3		3		3			
tclav	Chip Enable Low to Output Valid (Notes 13, 15)		35		25		20		15		
tclaz	Chip Enable Low to Output Low Z (Notes 20, 21)	3		3		3		3			
tchaz	Chip Enable High to Output High Z (Notes 20, 21)		15		10		8		8		
t PU	Input Transition to Power Up (Notes 10, 19)	0		0		0		0			
t PD	Power Up to Power Down (Notes 10, 19)		35		25		20		20		
t CHVL	Chip Enable High to Data Retention (Note 10)	0		0		0		0			









256K x 1 Static RAM

SWITCHING CHARACTERISTICS Over Operating Range

VVHITE	CYCLE Notes 5, 11, 12, 22, 23, 24 (ns)	L7C197-							
		3	5	2		20		1	5
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max
tavav	Write Cycle Time	25		20		20		15	
tCLEW	Chip Enable Low to End of Write Cycle	25		15		15		12	
tavbw	Address Valid to Beginning of Write Cycle	0		0		0		0	
tavew	Address Valid to End of Write Cycle	25		15		15		12	
tewax	End of Write Cycle to Address Change	0		0		0		0	
twlew	Write Enable Low to End of Write Cycle	20		15		15		12	
t DVEW	Data Valid to End of Write Cycle	15		10		10		7	
t EWDX	End of Write Cycle to Data Change	0		0		0		0	
twhoz	Write Enable High to Output Low Z (Notes 20, 21)	0		0		0		0	
twloz	Write Enable Low to Output High Z (Notes 20, 21)		10		7		7		5







256K x 1 Static RAM


NOTES


- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at -0.6 V. A current in excess of 100 mA is required to reach -2.0 V. The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
- 4. Tested with GND \leq **V**OUT \leq **V**CC. The device is disabled, i.e., $\overline{CE} = \mathbf{V}$ CC.
- 5. A series of normalized curves is available to supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
- 6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $\overline{CE} \leq V_{IL}$, $\overline{WE} \leq V_{IL}$. Input pulse levels are 0 to 3.0 V.
- 7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{\text{CE}} \ge \text{ViH}$.
- 8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\overline{CE} = VCC$. Input levels are within 0.2 V of VCC or GND.
- 9. Data retention operation requires that VCC never drop below 2.0 V. \overrightarrow{CE} must be \geq VCC 0.2 V. All other inputs must meet $\overrightarrow{VIN} \geq$ VCC 0.2 V or $\overrightarrow{VIN} \leq$ 0.2 V to ensure full powerdown. For low power version (if applicable), this requirement applies only to \overrightarrow{CE} and \overrightarrow{WE} ; there are no restrictions on data and address.
- 10. These parameters are guaranteed but not 100% tested.


- 11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, output loading for specified IOL and IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
- 12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tAVEW is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 13. WE is high for the read cycle.
- 14. The chip is continuously selected ($\overline{\text{CE}}$ low).
- 15. All address lines are valid prior-to or coincident-with the $\overline{\text{CE}}$ transition to active.
- 16. The internal write cycle of the memory is defined by the overlap of \overline{CE} active and WE low. All three signals must be active to initiate a write. Any signal can terminate a write by going inactive. The address, data, and control input setup and hold times should be referenced to the signal that becomes active last or becomes inactive first.
- 17. If WE goes low before or concurrent with the latter of CE going active, the output remains in a high impedance state.
- 18. If CE goes inactive before or concurrent with WE going high, the output remains in a high impedance state.
- 19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
- a. Falling edge of CE.
- b. Falling edge of $\overline{\text{WE}}$ ($\overline{\text{CE}}$ active).
- c. Transition on any address line (CE active).
- d. Transition on any data line (\overline{CE} , and \overline{WE} active).

The device automatically powers down from ICC1 to ICC2 after tPD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.

- 20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
- 21. Transition is measured $\pm 200\,\mathrm{mV}$ from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tested.
- 22. All address timings are referenced from the last valid address line to the first transitioning address line.
- 23. $\overline{\text{CE}}$ or $\overline{\text{WE}}$ must be inactive during address transitions.
- 24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A $0.01\,\mu\text{F}$ high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.








= 256K Static RAMs

	24-pin — 0.3" wide		24-pin — 0.3" wide
	A0	14 DIN	A0
eed	Plastic DIP (P2)	Ceramic DIP (C1)	Plastic SOJ (W1)
eed		(C1)	
ns	(P2) 0°C to +70°C — Commerc L7C197PC25	(C1) IAL SCREENING L7C197CC25	(W1) L7C197WC25
ns ns ns	(P2) 0°C to +70°C — COMMERC	(C1)	(W1)
ns ns	(P2) 0°C to +70°C — Commerc L7C197PC25 L7C197PC20	(C1) IAL SCREENING L7C197CC25 L7C197CC20 L7C197CC15	L7C197WC25 L7C197WC20
ns ns ns	(P2) 0°C to +70°C — COMMERC L7C197PC25 L7C197PC20 L7C197PC15	(C1) IAL SCREENING L7C197CC25 L7C197CC20 L7C197CC15	L7C197WC25 L7C197WC20
ns ns ns	(P2) 0°C to +70°C — COMMERC L7C197PC25 L7C197PC20 L7C197PC15 -40°C to +85°C — COMME L7C197PI25 L7C197PI20	(C1) IAL SCREENING L7C197CC25 L7C197CC20 L7C197CC15	(W1) L7C197WC25 L7C197WC20 L7C197WC15
ns ns ns	(P2) 0°C to +70°C — COMMERC L7C197PC25 L7C197PC20 L7C197PC15 -40°C to +85°C — COMME L7C197PI25	(C1) IAL SCREENING L7C197CC25 L7C197CC20 L7C197CC15	L7C197WC25 L7C197WC20 L7C197WC15
ns ns ns ns	(P2) 0°C to +70°C — COMMERC L7C197PC25 L7C197PC20 L7C197PC15 -40°C to +85°C — COMME L7C197PI25 L7C197PI20	(C1) IAL SCREENING L7C197CC25 L7C197CC20 L7C197CC15 RCIAL SCREENING	L7C197WC25 L7C197WC20 L7C197WC15 L7C197WI25 L7C197WI20
ns ns ns ns ns	(P2) 0°C to +70°C — COMMERC L7C197PC25 L7C197PC15 -40°C to +85°C — COMME L7C197P125 L7C197P120 L7C197P115	IC1) IAL SCREENING L7C197CC25 L7C197CC15 IRCIAL SCREENING L7C197CM35	L7C197WC25 L7C197WC20 L7C197WC15 L7C197WI25 L7C197WI20
ns ns ns ns ns	(P2) 0°C to +70°C — COMMERC L7C197PC25 L7C197PC15 -40°C to +85°C — COMME L7C197P125 L7C197P120 L7C197P115	(C1) IAL SCREENING L7C197CC25 L7C197CC15 RCIAL SCREENING L7C197CM35 L7C197CM25	L7C197WC25 L7C197WC20 L7C197WC15 L7C197WI25 L7C197WI20
ns ns ns ns ns ns	(P2) 0°C to +70°C — COMMERC L7C197PC25 L7C197PC15 -40°C to +85°C — COMME L7C197P125 L7C197P120 L7C197P115	IC1) IAL SCREENING L7C197CC25 L7C197CC15 IRCIAL SCREENING L7C197CM35	L7C197WC25 L7C197WC20 L7C197WC15 L7C197WI25 L7C197WI20
ns ns ns ns ns ns	(P2) 0°C to +70°C — COMMERC L7C197PC25 L7C197PC15 -40°C to +85°C — COMME L7C197P125 L7C197P120 L7C197P115	(C1) IAL SCREENING L7C197CC25 L7C197CC20 L7C197CC15 RCIAL SCREENING L7C197CM35 L7C197CM25 L7C197CM20 STD-883 COMPLIANT	L7C197WC25 L7C197WC20 L7C197WC15 L7C197WI25 L7C197WI20
ns ns ns ns ns ns ns ns	(P2) 0°C to +70°C — COMMERC L7C197PC25 L7C197PC15 -40°C to +85°C — COMME L7C197P125 L7C197P120 L7C197P115 -55°C to +125°C — COMM	(C1) IAL SCREENING L7C197CC25 L7C197CC20 L7C197CC15 IRCIAL SCREENING L7C197CM35 L7C197CM25 L7C197CM20 STD-883 COMPLIANT L7C197CMB35	L7C197WC25 L7C197WC20 L7C197WC15 L7C197WI25 L7C197WI20
ns ns ns ns ns ns	(P2) 0°C to +70°C — COMMERC L7C197PC25 L7C197PC15 -40°C to +85°C — COMME L7C197P125 L7C197P120 L7C197P115 -55°C to +125°C — COMM	(C1) IAL SCREENING L7C197CC25 L7C197CC20 L7C197CC15 RCIAL SCREENING L7C197CM35 L7C197CM25 L7C197CM20 STD-883 COMPLIANT	L7C197WC25 L7C197WC20 L7C197WC15 L7C197WI25 L7C197WI20









L7C194/195 64K x 4 Static RAM

FEATURES

- ☐ 64K x 4 Static RAM with Common I/O
- ☐ Auto-Powerdown[™] Design
- ☐ Advanced CMOS Technology
- ☐ High Speed to 15 ns maximum
- ☐ Low Power Operation Active: 210 mW typical at 35 ns Standby: 5 mW typical
- ☐ Data retention at 2 V for Battery Backup Operation
- ☐ DESC SMD No. 5962-88681 — L7C194
- ☐ Available 100% Screened to MIL-STD-883, Class B
- ☐ Plug Compatible with IDT 71258/ 61298 and Cypress CY7C194/195
- ☐ Package Styles Available:
 - 24/28-pin Plastic DIP
 - 24/28-pin Ceramic DIP
 - 24/28-pin Plastic SOJ
 - 28-pin Ceramic LCC

DESCRIPTION

The L7C194 and L7C195 are high-performance, low-power CMOS static RAMs. The storage cells are organized as 65,536 words by 4 bits per word. Data In and Data Out signals share I/O pins. The L7C194 has a single active-low Chip Enable. The L7C195 has a single Chip Enable and an Output Enable. These devices are available in four speeds with maximum access times from 15 ns to 35 ns.

Inputs and outputs are TTL compatible. Operation is from a single +5 V power supply. Power consumption is 210 mW (typical) at 35 ns. Dissipation drops to 50 mW (typical) when the memory is deselected.

Two standby modes are available. Proprietary Auto-PowerdownTM circuitry reduces power consumption automatically during read or write accesses which are longer than the


minimum access time, or when the memory is deselected. In addition, data may be retained in inactive storage with a supply voltage as low as 2 V. The L7C194 and L7C195 consume only 150 µW (typical) at 3 V, allowing effective battery backup operation.

The L7C194 and L7C195 provide asynchronous (unclocked) operation with matching access and cycle times. An active-low Chip Enable and a three-state I/O bus simplify the connection of several chips for increased capacity.

Memory locations are specified on address pins A0 through A15. For the L7C194, reading from a designated location is accomplished by presenting an address and driving $\overline{\text{CE}}$ LOW while $\overline{\text{WE}}$ remains HIGH. For the L7C195, $\overline{\text{CE}}$ and $\overline{\text{OE}}$ must be LOW. The data in the addressed memory location will then appear on the Data Out pins within one access time. The output pins stay in a high-impedance state when $\overline{\text{CE}}$ or $\overline{\text{OE}}$ is HIGH, or $\overline{\text{WE}}$ is LOW.

Writing to an addressed location is accomplished when the active-low $\overline{\text{CE}}$ and $\overline{\text{WE}}$ inputs are LOW. Either signal may be used to terminate the write operation. Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L7C194 and L7C195 can withstand an injection current of up to 200 mA on any pin without damage.



64K x 4 Static RAM

XIMUM RATINGS Above which useful life may be impaired (Notes 1	. 2)
Storage temperature	65°C to +150°C
Operating ambient temperature	55°C to +125°C
VCC supply voltage with respect to ground	0.5 V to +7.0
Input signal with respect to ground	3.0 V to +7.0
Signal applied to high impedance output	3.0 V to +7.0
Output current into low outputs	25 m.
Latchup current	> 200 m.

Mode	Temperature Range (Ambient)	Supply Voltage
Active Operation, Commercial	0°C to +70°C	$4.5~V \leq \textbf{V} \text{CC} \leq 5.5~V$
Active Operation, Industrial	-40°C to +85°C	$4.5 \text{ V} \le \text{V} \text{CC} \le 5.5 \text{ V}$
Active Operation, Military	−55°C to +125°C	$4.5 \text{ V} \le \text{V} \text{CC} \le 5.5 \text{ V}$
Data Retention, Commercial	0°C to +70°C	2.0 V ≤ V CC ≤ 5.5 V
Data Retention, Industrial	-40°C to +85°C	$2.0 \text{ V} \le \text{V} \text{CC} \le 5.5 \text{ V}$
Data Retention, Military	-55°C to +125°C	2.0 V ≤ V CC ≤ 5.5 V

		er Operating Conditions (Note 5)	L7	'C194/1	95	
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
V OH	Output High Voltage	V CC = 4.5 V, I OH = -4.0 mA	2.4	7.		V
V OL	Output Low Voltage	IoL = 8.0 mA			0.4	v
V iн	Input High Voltage		2.2		V cc +0.3	V
V IL	Input Low Voltage	(Note 3)	-3.0		0.8	٧
lix	Input Leakage Current	Ground ≤ VIN ≤ VCC	-10		+10	μΑ
loz	Output Leakage Current	(Note 4)	-10		+10	μΑ
ICC2	Vcc Current, TTL Inactive	(Note 7)		10	20	mA
Icc3	Vcc Current, CMOS Standby	(Note 8)		1	3	mA
ICC4	Vcc Current, Data Retention	V CC = 3.0 V (Note 9)		50	200	μΑ
Cin	Input Capacitance	Ambient Temp = 25°C, V cc = 5.0 V			5	pF
COUT	Output Capacitance	Test Frequency = 1 MHz (Note 10)			7	pF

				L7C	194/19	5-	
Symbol	Parameter	Test Condition	35	25	20	15	Unit
ICC1	Vcc Current, Active	(Note 6)	75	100	125	160	mA


= 256K Static RAMs





64K x 4 Static RAM

SWITCHING CHARACTERISTICS Over Operating Range

				L	.7C19	4/195	_		
		3	5	2	5	2	20	1	5
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max
tavav	Read Cycle Time	35		25		20		15	
tavav	Address Valid to Output Valid (Notes 13, 14)		35		25		20		15
taxqx	Address Change to Output Change	3		3		3		3	
tclav	Chip Enable Low to Output Valid (Notes 13, 15)		35		25		20		15
tclaz	Chip Enable Low to Output Low Z (Notes 20, 21)	3		3		3		3	
tchaz	Chip Enable High to Output High Z (Notes 20, 21)		15		10		8		8
toLQV	Output Enable Low to Output Valid		15		12		10		8
tolaz	Output Enable Low to Output Low Z (Notes 20, 21)	0		0		0		0	
tonaz	Output Enable High to Output High Z (Notes 20, 21)		10		10		8		5
tpu	Input Transition to Power Up (Notes 10, 19)	0		0		0		0	
t PD	Power Up to Power Down (Notes 10, 19)		35		25		20		20
t CHVL	Chip Enable High to Data Retention (Note 10)	0		0		0		0	









64K x 4 Static RAM

SWITCHING CHARACTERISTICS Over Operating Range

WRITE	CYCLE Notes 5, 11, 12, 22, 23, 24 (ns)								
				L	7C19	4/195	_		
		3	5	2	5	:	20	1	5
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max
t AVAV	Write Cycle Time	25		20		20		15	
tCLEW	Chip Enable Low to End of Write Cycle	25		15		15		12	
t AVBW	Address Valid to Beginning of Write Cycle	0		0		0		0	
t AVEW	Address Valid to End of Write Cycle	25		15		15		12	
tewax	End of Write Cycle to Address Change	0		0		0		0	
twlew	Write Enable Low to End of Write Cycle	20		15		15		12	
t DVEW	Data Valid to End of Write Cycle	15		10		10		7	
t EWDX	End of Write Cycle to Data Change	0		0		0		0	
twHQZ	Write Enable High to Output Low Z (Notes 20, 21)	0		0		0		0	
twLQZ	Write Enable Low to Output High Z (Notes 20, 21)		10		7		7		5







64K x 4 Static RAM


NOTES


- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at -0.6 V. A current in excess of 100 mA is required to reach -2.0 V. The device can withstand in definite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
- 4. Tested with GND \leq **V**OUT \leq **V**CC. The device is disabled, i.e., $\overline{CE} = \mathbf{V}$ CC.
- 5. A series of normalized curves is available to supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
- 6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $CE \leq VIIL$, $WE \leq VIL$. Input pulse levels are 0 to 3.0 V.
- 7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{CE} \ge V_{IH}$.
- 8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\overline{CE} = VCC$. Input levels are within 0.2 V of VCC or GND.
- 9. Data retention operation requires that VCC never drop below 2.0 V. CE must be \geq VCC 0.2 V. All other inputs must meet VIN \geq VCC 0.2 V or VIN \leq 0.2 V to ensure full powerdown. For low power version (if applicable), this requirement applies only to CE and WE; there are no restrictions on data and address.
- 10. These parameters are guaranteed but not 100% tested.


- 11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, output loading for specified IOL and IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
- 12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tAVEW is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 13. WE is high for the read cycle.
- 14. The chip is continuously selected (\overline{CE} low)
- 15. All address lines are valid prior-to or coincident-with the \overline{CE} transition to active.
- 16. The internal write cycle of the memory is defined by the overlap of \overline{CE} active and \overline{WE} low. All three signals must be active to initiate a write. Any signal can terminate a write by going inactive. The address, data, and control input setup and hold times should be referenced to the signal that becomes active last or becomes inactive first.
- 17. If WE goes low before or concurrent with the latter of CE going active, the output remains in a high impedance state.
- 18. If CE goes inactive before or concurrent with WE going high, the output remains in a high impedance state.
- 19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
- Falling edge of CE.
- b. Falling edge of WE (CE active).
- c. Transition on any address line (CE active).
- d. Transition on any data line (CE, and WE active).

The device automatically powers down from ICC1 to ICC2 after tPD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.

- 20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
- 21. Transition is measured ±200 mV from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tested.
- 22. All address timings are referenced from the last valid address line to the first transitioning address line.
- 23. $\overline{\text{CE}}$ or $\overline{\text{WE}}$ must be inactive during address transitions.
- 24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A $0.01~\mu\text{F}$ high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.







	24-pin — 0.3" wide		24-pin — 0.3" wide
	A0	24 Vcc 23 A15 22 A14 21 A13 20 A12 19 A11 18 A10 17 I/O3 16 I/O2 15 I/O1 14 I/O0 13 WE	A0
ed	Plastic DIP (P2)	Ceramic DIP	Plastic SOJ (W1)
ed	(P2)	(C1)	Plastic SOJ (W1)
		(C1)	
s	(P2) 0°C to +70°C — COMMERCI	(C1) al Screening	(W1)
s s	(P2) 0°C to +70°C — COMMERCI L7C194PC25	(C1) AL SCREENING L7C194CC25	(W1) L7C194WC25
s s	(P2) 0°C to +70°C — COMMERCI L7C194PC25 L7C194PC20	(C1) AL SCREENING L7C194CC25 L7C194CC20 L7C194CC15	L7C194WC25 L7C194WC20
s s s	(P2) 0°C to +70°C — COMMERCI L7C194PC25 L7C194PC20 L7C194PC15	(C1) AL SCREENING L7C194CC25 L7C194CC20 L7C194CC15	L7C194WC25 L7C194WC20
s s s	(P2) 0°C to +70°C — COMMERCI L7C194PC25 L7C194PC20 L7C194PC15 -40°C to +85°C — COMMERCI L7C194P125 L7C194P120	(C1) AL SCREENING L7C194CC25 L7C194CC20 L7C194CC15	L7C194WC25 L7C194WC20 L7C194WC15 L7C194WI25 L7C194WI20
s s s	(P2) 0°C to +70°C — COMMERCI L7C194PC25 L7C194PC20 L7C194PC15 -40°C to +85°C — COMMERCI L7C194PI25	(C1) AL SCREENING L7C194CC25 L7C194CC20 L7C194CC15	(W1) L7C194WC25 L7C194WC20 L7C194WC15 L7C194WI25
s s s	(P2) 0°C to +70°C — COMMERCI L7C194PC25 L7C194PC20 L7C194PC15 -40°C to +85°C — COMMERCI L7C194P125 L7C194P120	(C1) AL SCREENING L7C194CC25 L7C194CC20 L7C194CC15 RCIAL SCREENING	L7C194WC25 L7C194WC20 L7C194WC15 L7C194WI25 L7C194WI20
S S S S S S S S S S S S S S S S S S S	(P2) 0°C to +70°C — COMMERCI L7C194PC25 L7C194PC15 -40°C to +85°C — COMMERCI L7C194P125 L7C194P120 L7C194P115	(C1) AL SCREENING L7C194CC25 L7C194CC15 RCIAL SCREENING ERCIAL SCREENING L7C194CM35	L7C194WC25 L7C194WC20 L7C194WC15 L7C194WI25 L7C194WI20
S S S S S S S S S S S S	(P2) 0°C to +70°C — COMMERCI L7C194PC25 L7C194PC15 -40°C to +85°C — COMMERCI L7C194P125 L7C194P120 L7C194P115	(C1) AL SCREENING L7C194CC25 L7C194CC20 L7C194CC15 RCIAL SCREENING ERCIAL SCREENING L7C194CM35 L7C194CM25	L7C194WC25 L7C194WC20 L7C194WC15 L7C194WI25 L7C194WI20
S S S S S S S S S	(P2) 0°C to +70°C — COMMERCI L7C194PC25 L7C194PC15 -40°C to +85°C — COMMERCI L7C194P125 L7C194P120 L7C194P115 -55°C to +125°C — COMMERCI (P2)	(C1) AL SCREENING L7C194CC25 L7C194CC20 L7C194CC15 RCIAL SCREENING ERCIAL SCREENING L7C194CM35 L7C194CM25 L7C194CM20	L7C194WC25 L7C194WC20 L7C194WC15 L7C194WI25 L7C194WI20
S S S S S S S S S S S S S S S S S S S	(P2) 0°C to +70°C — COMMERCI L7C194PC25 L7C194PC15 -40°C to +85°C — COMMERCI L7C194P125 L7C194P120 L7C194P115	(C1) AL SCREENING L7C194CC25 L7C194CC20 L7C194CC15 RCIAL SCREENING ERCIAL SCREENING L7C194CM35 L7C194CM25 L7C194CM20 STD-883 COMPLIANT	L7C194WC25 L7C194WC20 L7C194WC15 L7C194WI25 L7C194WI20
ed Issued	(P2) 0°C to +70°C — COMMERCI L7C194PC25 L7C194PC15 -40°C to +85°C — COMMERCI L7C194P125 L7C194P120 L7C194P115 -55°C to +125°C — COMMERCI (P2)	(C1) AL SCREENING L7C194CC25 L7C194CC20 L7C194CC15 RCIAL SCREENING ERCIAL SCREENING L7C194CM35 L7C194CM25 L7C194CM20	L7C194WC25 L7C194WC20 L7C194WC15 L7C194WI25 L7C194WI20



		T
	28-pin	
	N C C C C C C C C C C C C C C C C C C C	
	3 2 11 28 27	
	A8	
	A10 6 24 A3	
	$A_{12}^{A_{11}}$ $A_{12}^{A_{12}}$ $A_{12}^{A_{12}}$ $A_{12}^{A_{12}}$ $A_{12}^{A_{12}}$ $A_{12}^{A_{12}}$	
	A_{13} $\begin{cases} 9 \\ 9 \end{cases}$ View $21 \begin{cases} A_0 \\ A_0 \end{cases}$	
	A14 \$10 20 \$1/O0	
	A15 }11	
	13 14 15 16 17	
	SND SND NC NG NG	
	ŭ	
eed	Ceramic Leadless Chip Carrier (K5)	
	0°C to +70°C — COMMERCIAL SCREENING	
ns	L7C194KC25	
ns ns	L7C194KC20 L7C194KC15	
ııs	L/U134NU13	
	-40°C to +85°C — COMMERCIAL SCREENING	
ns		
ns		
ns ns		
ns ns	-55°C to +125°C — Commercial Screening	
ns ns ns	L7C194KM35	
ns ns ns ns	L7C194KM35 L7C194KM25	
ns ns	L7C194KM35 L7C194KM25 L7C194KM20	
ns ns ns ns ns	L7C194KM35 L7C194KM25 L7C194KM20 -55°C to +125°C — MIL-STD-883 COMPLIANT	
ns ns ns ns ns	L7C194KM35 L7C194KM25 L7C194KM20 -55°C to +125°C — MIL-STD-883 COMPLIANT L7C194KMB35	
ns ns ns ns ns	L7C194KM35 L7C194KM25 L7C194KM20 -55°C to +125°C — MIL-STD-883 COMPLIANT	

	28-pin — 0.3" wide		28-pin — 0.3" wide
	NC	28 VCC 27 A15 26 A14 25 A13 24 A12 23 A11 22 A10 21 NC 20 NC 19 I/O3 18 I/O2 17 I/O1 16 I/O0 15 WE	NC
eed	Plastic DIP (P10)	Ceramic DIP (C5)	Plastic SOJ (W2)
eed		(C5)	
eed ns	(P10)	(C5)	
ns ns	(P10) 0°C to +70°C — Commerce L7C195PC25 L7C195PC20	(C5) AL SCREENING L7C195CC25 L7C195CC20	L7C195WC25 L7C195WC20
ns ns	(P10) 0°C to +70°C — Commerce L7C195PC25	(C5) PAL SCREENING L7C195CC25	(W2) L7C195WC25
ns ns	(P10) 0°C to +70°C — Commerce L7C195PC25 L7C195PC20	(C5) AL SCREENING L7C195CC25 L7C195CC20 L7C195CC15	L7C195WC25 L7C195WC20
ns ns ns	(P10) 0°C to +70°C — COMMERC L7C195PC25 L7C195PC20 L7C195PC15	(C5) AL SCREENING L7C195CC25 L7C195CC20 L7C195CC15	(W2) L7C195WC25 L7C195WC20 L7C195WC15 L7C195WI25
ns ns ns ns	(P10) 0°C to +70°C — COMMERCO L7C195PC25 L7C195PC15 -40°C to +85°C — COMME L7C195Pl25 L7C195Pl20	(C5) AL SCREENING L7C195CC25 L7C195CC20 L7C195CC15	L7C195WC25 L7C195WC20 L7C195WC15 L7C195W125 L7C195W120
ns ns ns ns	(P10) 0°C to +70°C — COMMERCO L7C195PC25 L7C195PC20 L7C195PC15 -40°C to +85°C — COMME L7C195P125	(C5) AL SCREENING L7C195CC25 L7C195CC20 L7C195CC15	(W2) L7C195WC25 L7C195WC20 L7C195WC15 L7C195WI25
ns ns ns	(P10) 0°C to +70°C — COMMERCO L7C195PC25 L7C195PC15 -40°C to +85°C — COMME L7C195Pl25 L7C195Pl20	(C5) AL SCREENING L7C195CC25 L7C195CC20 L7C195CC15 RCIAL SCREENING	L7C195WC25 L7C195WC20 L7C195WC15 L7C195W125 L7C195W120
ns ns ns ns ns	(P10) 0°C to +70°C — COMMERC L7C195PC25 L7C195PC15 -40°C to +85°C — COMME L7C195P125 L7C195P120 L7C195P115	(C5) AL SCREENING L7C195CC25 L7C195CC15 RCIAL SCREENING L7C195CM35	L7C195WC25 L7C195WC20 L7C195WC15 L7C195W125 L7C195W120
ns ns ns ns ns ns	(P10) 0°C to +70°C — COMMERC L7C195PC25 L7C195PC15 -40°C to +85°C — COMME L7C195P125 L7C195P120 L7C195P115	(C5) IAL SCREENING L7C195CC25 L7C195CC20 L7C195CC15 RCIAL SCREENING L7C195CM35 L7C195CM25	L7C195WC25 L7C195WC20 L7C195WC15 L7C195W125 L7C195W120
ns ns ns ns ns ns	(P10) 0°C to +70°C — COMMERCE L7C195PC25 L7C195PC15 -40°C to +85°C — COMME L7C195P125 L7C195P120 L7C195P115 -55°C to +125°C — COMME	(C5) IAL SCREENING L7C195CC25 L7C195CC20 L7C195CC15 RCIAL SCREENING L7C195CM35 L7C195CM25 L7C195CM20	L7C195WC25 L7C195WC20 L7C195WC15 L7C195W125 L7C195W120
ns ns ns ns ns ns ns	(P10) 0°C to +70°C — COMMERC L7C195PC25 L7C195PC15 -40°C to +85°C — COMME L7C195P125 L7C195P120 L7C195P115	(C5) IAL SCREENING L7C195CC25 L7C195CC20 L7C195CC15 RCIAL SCREENING L7C195CM35 L7C195CM25 L7C195CM20 STD-883 COMPLIANT	L7C195WC25 L7C195WC20 L7C195WC15 L7C195W125 L7C195W120
ns ns ns ns ns ns	(P10) 0°C to +70°C — COMMERCE L7C195PC25 L7C195PC15 -40°C to +85°C — COMME L7C195P125 L7C195P120 L7C195P115 -55°C to +125°C — COMME	(C5) IAL SCREENING L7C195CC25 L7C195CC20 L7C195CC15 RCIAL SCREENING L7C195CM35 L7C195CM25 L7C195CM20	L7C195WC25 L7C195WC20 L7C195WC15 L7C195W125 L7C195W120



L7C199

32K x 8 Static RAM (Low Power)

FEATURES

- ☐ 32K x 8 Static RAM with Chip Select Powerdown, Output Enable
- ☐ Auto-Powerdown[™] Design
- ☐ Advanced CMOS Technology
- ☐ High Speed to 15 ns maximum
- ☐ Low Power Operation Active:

350 mW typical at 35 ns Standby (typical):

5 mW (L7C199) 0.5 mW (L7C199-L)

- ☐ Data Retention at 2 V for Battery Backup Operation
- ☐ DESC SMD No. 5962-88662 — L7C199 5962-88552 — L7C199-L
- ☐ Available 100% Screened to MIL-STD-883, Class B
- ☐ Plug Compatible with IDT71256, Cypress CY7C198/199
- ☐ Package Styles Available:
 - 28-pin Plastic DIP
 - 28-pin Ceramic DIP
 - 28-pin Plastic SOJ
 - 28-pin Ceramic Flatpack
 - 28-pin Ceramic LCC
 - 32-pin Ceramic LCC

DESCRIPTION

The **L7C199** is a high-performance, low-power CMOS static RAM. The storage circuitry is organized as 32,768 words by 8 bits per word. The 8 Data In and Data Out signals share I/O pins. These devices are available in four speeds with maximum access times from 15 ns to 35 ns.

Inputs and outputs are TTL compatible. Operation is from a single +5 V power supply. Power consumption for the L7C199 is 350 mW (typical) at 35 ns. Dissipation drops to 50 mW (typical) for the L7C199 and 25 mW (typical) for the L7C199-L when the memory is deselected.

Two standby modes are available. Proprietary Auto-Powerdown™ circuitry reduces power consumption automatically during read or write accesses which are longer than the minimum access time, or when the memory is deselected. In addition, data may be retained in inactive storage with a supply voltage as low as 2 V. The L7C199 and L7C199-L

4-19


consume only 150 μ W and 30 μ W (typical) respectively, at 3 V, allowing effective battery backup operation.

The L7C199 provides asynchronous (unclocked) operation with matching access and cycle times. An active-low Chip Enable and a three-state I/O bus with a separate Output Enable control simplify the connection of several chips for increased storage capacity.

Memory locations are specified on address pins A0 through A14. Reading from a designated location is accomplished by presenting an address and driving \overline{CE} and \overline{OE} LOW while \overline{WE} remains HIGH. The data in the addressed memory location will then appear on the Data Out pins within one access time. The output pins stay in a high-impedance state when \overline{CE} or \overline{OE} is HIGH, or \overline{WE} is LOW.

Writing to an addressed location is accomplished when the active-low \overline{CE} and \overline{WE} inputs are both LOW. Either signal may be used to terminate the write operation. Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L7C199 can withstand an injection current of up to 200 mA on any pin without damage.





32K x 8 Static RAM (Low Power)

XIMUM RATINGS Above which useful life may be impaired (Notes 1,	2)
Storage temperature	65°C to +150°C
Operating ambient temperature	
Vcc supply voltage with respect to ground	
Input signal with respect to ground	3.0 V to +7.0 V
Signal applied to high impedance output	3.0 V to +7.0 V
Output current into low outputs	25 mA
Latchup current	> 200 mA

Mode	Temperature Range (Ambient)	Supply Voltage
Active Operation, Commercial	0°C to +70°C	$4.5 \text{ V} \leq \text{V} \text{CC} \leq 5.5 \text{ V}$
Active Operation, Industrial	-40°C to +85°C	$4.5~\text{V} \leq \text{V}\text{CC} \leq 5.5~\text{V}$
Active Operation, Military	-55°C to +125°C	$4.5 \text{ V} \le \text{V} \text{CC} \le 5.5 \text{ V}$
Data Retention, Commercial	0°C to +70°C	$2.0 \text{ V} \le \text{V} \text{CC} \le 5.5 \text{ V}$
Data Retention, Industrial	–40°C to +85°C	$2.0 \text{ V} \le \text{V} \text{CC} \le 5.5 \text{ V}$
Data Retention, Military	-55°C to +125°C	2.0 V ≤ V CC ≤ 5.5 V

			L7C199		L7C199-L				
Symbol	Parameter	Test Condition	Min	Тур	Max	Min	Тур	Max	Unit
V OH	Output High Voltage	V CC = 4.5 V, I OH = -4.0 mA	2.4			2.4			٧
V OL	Output Low Voltage	IOL = 8.0 mA			0.4			0.4	٧
V iH	Input High Voltage		2.2		V cc +0.3	2.2		V cc +0.3	V
V IL	Input Low Voltage	(Note 3)	-3.0		0.8	-3.0		0.8	٧
lix	Input Leakage Current	Ground ≤ VIN ≤ VCC	-10		+10	-10		+10	μA
loz	Output Leakage Current	(Note 4)	-10		+10	-10		+10	μΑ
ICC2	Vcc Current, TTL Inactive	(Note 7)		10	20		5	10	mA
Icc3	Vcc Current, CMOS Standby	(Note 8)		1	3		0.1	0.5	mA
ICC4	Vcc Current, Data Retention	V CC = 3.0 V (Note 9)		50	200		10	75	μΑ
CIN	Input Capacitance	Ambient Temp = 25°C, Vcc = 5.0 V			5			5	pF
Соит	Output Capacitance	Test Frequency = 1 MHz (Note 10)			7			7	pF


			L7C199-				
Symbol	Parameter	Test Condition	35	25	20	15	Unit
ICC1	Vcc Current, Active	(Note 6)	95	120	145	180	mA





32K x 8 Static RAM (Low Power)

SWITCHING CHARACTERISTICS Over Operating Range

READ CYCLE Notes 5, 11, 12, 22, 23, 24 (ns)										
		L7C199-								
		3	5	2	5	20		1	5	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	
tavav	Read Cycle Time	35		25		20		15		
tavov	Address Valid to Output Valid (Notes 13, 14)		35		25		20		15	
taxox	Address Change to Output Change	3		3		3		3		
tclav	Chip Enable Low to Output Valid (Notes 13, 15)		35		25		20		15	
tclaz	Chip Enable Low to Output Low Z (Notes 20, 21)	3		3		3		3		
tchqz	Chip Enable High to Output High Z (Notes 20, 21)		15		10		8		8	
toLav	Output Enable Low to Output Valid		15		12		10		8	
tolaz	Output Enable Low to Output Low Z (Notes 20, 21)	0		0		0		0		
tонаz	Output Enable High to Output High Z (Notes 20, 21)		10		10		8		5	
t PU	Input Transition to Power Up (Notes 10, 19)	0		0		0		0		
t PD	Power Up to Power Down (Notes 10, 19)		35		25		20		20	
tchvl	Chip Enable High to Data Retention (Note 10)	0		0		0		0		








256K Static RAMs




32K x 8 Static RAM (Low Power)

SWITCHING CHARACTERISTICS Over Operating Range

WRITE CYCLE Notes 5, 11, 12, 22, 23, 24 (ns)									
		L7C199-							
		3	35		5	20		1	5
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max
t AVAV	Write Cycle Time	25		20		20		15	
tCLEW	Chip Enable Low to End of Write Cycle	25		15		15		12	
t AVBW	Address Valid to Beginning of Write Cycle	0		0		0		0	
tavew	Address Valid to End of Write Cycle	25		15		15		12	
tEWAX	End of Write Cycle to Address Change	0		0		0		0	
twlew	Write Enable Low to End of Write Cycle	20		15		15		12	
tovew	Data Valid to End of Write Cycle	15		10		10		7	
tewdx	End of Write Cycle to Data Change	0		0		0		0	
t whqz	Write Enable High to Output Low Z (Notes 20, 21)	0		0		0		0	
twLQZ	Write Enable Low to Output High Z (Notes 20, 21)		10		7		7		5





==== 256K Static RAMs



32K x 8 Static RAM (Low Power)


NOTES


- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at $-0.6\ V$. A current in excess of 100 mA is required to reach $-2.0\ V$. The device can withstand in definite operation with inputs as low as $-3\ V$ subject only to power dissipation and bond wire fusing constraints.
- 4. Tested with GND \leq **V**OUT \leq **V**CC. The device is disabled, i.e., $\overline{CE} = \mathbf{V}$ CC.
- 5. A series of normalized curves is available to supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
- 6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $\overline{CE} \leq VIL$, $\overline{WE} \leq VIL$. Input pulse levels are 0 to 3.0 V.
- 7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{\text{CE}} \geq \text{V}_{\text{IH}}$.
- 8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\overline{CE} = VCC$. Input levels are within 0.2 V of VCC or GND.
- 9. Data retention operation requires that VCC never drop below 2.0 V. CE must be \geq VCC 0.2 V. All other inputs must meet VIN \geq VCC 0.2 V or VIN \leq 0.2 V to ensure full powerdown. For low power version (if applicable), this requirement applies only to CE and WE; there are no restrictions on data and address.
- 10. These parameters are guaranteed but not 100% tested.


- 11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, output loading for specified IOL and IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
- 12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tAVEW is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 13. WE is high for the read cycle.
- 14. The chip is continuously selected (CE low).
- 15. All address lines are valid prior-to or coincident-with the $\overline{\text{CE}}$ transition to active.
- 16. The internal write cycle of the memory is defined by the overlap of \overline{CE} active and \overline{WE} low. All three signals must be active to initiate a write. Any signal can terminate a write by going inactive. The address, data, and control input setup and hold times should be referenced to the signal that becomes active last or becomes inactive first.
- 17. If WE goes low before or concurrent with the latter of CE going active, the output remains in a high impedance state.
- 18. If CE goes inactive before or concurrent with WE going high, the output remains in a high impedance state.
- 19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
- a. Falling edge of CE.
- b. Falling edge of WE (CE active).
- c. Transition on any address line (CE active).
- d. Transition on any data line (CE, and WE active).

The device automatically powers down from ICC1 to ICC2 after tPD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.

- 20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
- 21. Transition is measured ±200 mV from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tested.
- 22. All address timings are referenced from the last valid address line to the first transitioning address line.
- 23. $\overline{\text{CE}}$ or $\overline{\text{WE}}$ must be inactive during address transitions.
- 24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A $0.01~\mu F$ high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.









32K x 8 Static RAM (Low Power)

	28-pin — 0.3" wide		28-pin — 0.6" wide	
	A14	28 VCC 27 WE 26 A13 25 A8 24 A9 23 A11 22 OE 21 A10 22 CE 19 VO7 18 VO5 16 VO4 15 VO3	A14	28 Vcc 27 WE 26 A13 25 A8 24 A9 23 A11 22 OE 21 A10 20 CE 19 I/Or 18 I/O6 17 I/O5 16 I/O4 15 I/O3
d	Plastic DIP (P10)	Ceramic DIP (C5)	Plastic DIP (P9)	Ceramic DIP (C6)
Ŀ	Plastic DIP (P10) 0°C to +70°C — COMMERCI.	(C5)	l ·	
	(P10)	(C5)	l ·	
s	(P10) 0°C to +70°C — COMMERCI	(C5) AL SCREENING	(P9)	(C6)
s s	(P10) 0°C to +70°C — COMMERCIA L7C199PC25*	(C5) AL SCREENING L7C199CC25*	(P9) L7C199NC25*	(C6) L7C199IC25*
s s	(P10) 0°C to +70°C — COMMERCI. L7C199PC25* L7C199PC20*	(C5) AL SCREENING L7C199CC25* L7C199CC20* L7C199CC15*	(P9) L7C199NC25* L7C199NC20*	L7C199IC25* L7C199IC20*
is is is	(P10) 0°C to +70°C — COMMERCI. L7C199PC25* L7C199PC20* L7C199PC15*	(C5) AL SCREENING L7C199CC25* L7C199CC20* L7C199CC15*	(P9) L7C199NC25* L7C199NC20*	L7C199IC25* L7C199IC20*
s s s	(P10) 0°C to +70°C — COMMERCE L7C199PC25* L7C199PC15* -40°C to +85°C — COMMER	(C5) AL SCREENING L7C199CC25* L7C199CC20* L7C199CC15*	(P9) L7C199NC25* L7C199NC20* L7C199NC15*	L7C199IC25* L7C199IC20*
ed is is is is is is	(P10) 0°C to +70°C — COMMERCE L7C199PC25* L7C199PC15* -40°C to +85°C — COMMERCE L7C199P125*	(C5) AL SCREENING L7C199CC25* L7C199CC20* L7C199CC15*	(P9) L7C199NC25* L7C199NC20* L7C199NC15* L7C199NI25*	L7C199IC25* L7C199IC20*
S S S S S	(P10) 0°C to +70°C — COMMERCE L7C199PC25* L7C199PC15* -40°C to +85°C — COMMERCE L7C199P125* L7C199P120*	(C5) AL SCREENING L7C199CC25* L7C199CC20* L7C199CC15* ACIAL SCREENING	(P9) L7C199NC25* L7C199NC20* L7C199NC15* L7C199NI25* L7C199NI20*	L7C199IC25* L7C199IC20*
ns ns ns ns	(P10) 0°C to +70°C — COMMERCI. L7C199PC25* L7C199PC15* -40°C to +85°C — COMMERCI. L7C199Pl25* L7C199Pl20* L7C199Pl15*	(C5) AL SCREENING L7C199CC25* L7C199CC20* L7C199CC15* ACIAL SCREENING	(P9) L7C199NC25* L7C199NC20* L7C199NC15* L7C199NI25* L7C199NI20*	L7C199IC25* L7C199IC20* L7C199IC15* L7C199IM35*
ns ns ns ns ns ns	(P10) 0°C to +70°C — COMMERCI. L7C199PC25* L7C199PC15* -40°C to +85°C — COMMERCI. L7C199Pl25* L7C199Pl20* L7C199Pl15*	(C5) AL SCREENING L7C199CC25* L7C199CC20* L7C199CC15* ACIAL SCREENING ERCIAL SCREENING L7C199CM35* L7C199CM25*	(P9) L7C199NC25* L7C199NC20* L7C199NC15* L7C199NI25* L7C199NI20*	L7C199IM35* L7C199IM25*
ns ns ns	(P10) 0°C to +70°C — COMMERCI. L7C199PC25* L7C199PC15* -40°C to +85°C — COMMERCI. L7C199Pl25* L7C199Pl20* L7C199Pl15*	(C5) AL SCREENING L7C199CC25* L7C199CC20* L7C199CC15* RCIAL SCREENING ERCIAL SCREENING L7C199CM35*	(P9) L7C199NC25* L7C199NC20* L7C199NC15* L7C199NI25* L7C199NI20*	L7C199IC25* L7C199IC20* L7C199IC15* L7C199IM35*
IS IS IS IS IS IS IS IS	(P10) 0°C to +70°C — COMMERCI. L7C199PC25* L7C199PC15* -40°C to +85°C — COMMERCI. L7C199Pl25* L7C199Pl20* L7C199Pl15*	(C5) AL SCREENING L7C199CC25* L7C199CC20* L7C199CC15* RCIAL SCREENING ERCIAL SCREENING L7C199CM35* L7C199CM25* L7C199CM20*	(P9) L7C199NC25* L7C199NC20* L7C199NC15* L7C199NI25* L7C199NI20*	L7C199IM35* L7C199IM25*
IS IS IS IS IS IS IS IS	(P10) 0°C to +70°C — COMMERCI. L7C199PC25* L7C199PC15* -40°C to +85°C — COMMERCI. L7C199P125* L7C199P120* L7C199P115* -55°C to +125°C — COMMERCI.	(C5) AL SCREENING L7C199CC25* L7C199CC20* L7C199CC15* RCIAL SCREENING ERCIAL SCREENING L7C199CM35* L7C199CM25* L7C199CM20*	(P9) L7C199NC25* L7C199NC20* L7C199NC15* L7C199NI25* L7C199NI20*	L7C199IM35* L7C199IM25*
s s s s s s s s s s	(P10) 0°C to +70°C — COMMERCI. L7C199PC25* L7C199PC15* -40°C to +85°C — COMMERCI. L7C199P125* L7C199P120* L7C199P115* -55°C to +125°C — COMMERCI.	(C5) AL SCREENING L7C199CC25* L7C199CC20* L7C199CC15* ACIAL SCREENING ERCIAL SCREENING L7C199CM35* L7C199CM25* L7C199CM20* L7C199CM20*	(P9) L7C199NC25* L7C199NC20* L7C199NC15* L7C199NI25* L7C199NI20*	L7C199IM35* L7C199IM25* L7C199IM25* L7C199IM25* L7C199IM20*

^{*}The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L7C199CMB20L)



32K x 8 Static RAM (Low Power)

	ORDERING INFORMATION	
	28-pin — 0.3" wide	28-pin
	A14	A14
eed	Plastic SOJ (W2)	Ceramic Flatpack (M2)
eed		
	(W2)	
ns ns	(W2) 0°C to +70°C — COMMERCIAL SCREENING L7C199WC25* L7C199WC20*	L7C199MC25* L7C199MC20*
ns ns	(W2) 0°C to +70°C — COMMERCIAL SCREENING L7C199WC25* L7C199WC20* L7C199WC15*	(M2) L7C199MC25* L7C199MC20* L7C199MC15*
ns ns ns	(W2) 0°C to +70°C — COMMERCIAL SCREENING L7C199WC25* L7C199WC20* L7C199WC15* -40°C to +85°C — COMMERCIAL SCREENING	L7C199MC25* L7C199MC20*
ns ns ns	(W2) 0°C to +70°C — COMMERCIAL SCREENING L7C199WC25* L7C199WC20* L7C199WC15* -40°C to +85°C — COMMERCIAL SCREENING L7C199WI25*	(M2) L7C199MC25* L7C199MC20* L7C199MC15*
ns ns ns ns	(W2) 0°C to +70°C — COMMERCIAL SCREENING L7C199WC25* L7C199WC20* L7C199WC15* -40°C to +85°C — COMMERCIAL SCREENING	(M2) L7C199MC25* L7C199MC20* L7C199MC15*
ns ns ns	(W2) 0°C to +70°C — COMMERCIAL SCREENING L7C199WC25* L7C199WC15* -40°C to +85°C — COMMERCIAL SCREENING L7C199WI25* L7C199WI20* L7C199WI15*	(M2) L7C199MC25* L7C199MC20* L7C199MC15*
ns ins	(W2) 0°C to +70°C — COMMERCIAL SCREENING L7C199WC25* L7C199WC20* L7C199WC15* -40°C to +85°C — COMMERCIAL SCREENING L7C199WI25* L7C199WI20*	(M2) L7C199MC25* L7C199MC20* L7C199MC15*
ns ns ns ns	(W2) 0°C to +70°C — COMMERCIAL SCREENING L7C199WC25* L7C199WC15* -40°C to +85°C — COMMERCIAL SCREENING L7C199WI25* L7C199WI20* L7C199WI15*	(M2) L7C199MC25* L7C199MC20* L7C199MC15*
ns ns ns ns	(W2) 0°C to +70°C — COMMERCIAL SCREENING L7C199WC25* L7C199WC15* -40°C to +85°C — COMMERCIAL SCREENING L7C199WI25* L7C199WI20* L7C199WI15*	(M2) L7C199MC25* L7C199MC20* L7C199MC15* L7C199MM35*
ns ns ns ns ns ns	(W2) 0°C to +70°C — COMMERCIAL SCREENING L7C199WC25* L7C199WC15* -40°C to +85°C — COMMERCIAL SCREENING L7C199WI25* L7C199WI20* L7C199WI15*	L7C199MC25* L7C199MC20* L7C199MC15* L7C199MM35* L7C199MM25*
ns ns ns ns ns ns ns ns ns	(W2) 0°C to +70°C — COMMERCIAL SCREENING L7C199WC25* L7C199WC15* -40°C to +85°C — COMMERCIAL SCREENING L7C199WI25* L7C199WI20* L7C199WI15* -55°C to +125°C — COMMERCIAL SCREENING	L7C199MM35* L7C199MM25* L7C199MM35* L7C199MM25*
ns ns ns ns	(W2) 0°C to +70°C — COMMERCIAL SCREENING L7C199WC25* L7C199WC15* -40°C to +85°C — COMMERCIAL SCREENING L7C199WI25* L7C199WI20* L7C199WI15* -55°C to +125°C — COMMERCIAL SCREENING	L7C199MC25* L7C199MC20* L7C199MC15* L7C199MM35* L7C199MM25* L7C199MM20*

*The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L7C199MMB20L)

32K x 8 Static RAM (Low Power)

28-pin		32-pin
	A6 4 24 A9 A9 A13 A14 A9 A14 A19 A10 A10 A10 A10 A10 A10 A11 A11 A11 A11	A6
1		
	eramic Leadless Chip Carrier (K5)	Ceramic Leadless Chip Carrier (K7)
0°C to +70°C	(K5) — Commercial Screening	(K7)
	(K5)	
0°C to +70°C	(K5) — COMMERCIAL SCREENING L7C199KC25* L7C199KC20*	(K7) L7C199TC25* L7C199TC20*
0°C to +70°C	(K5) — COMMERCIAL SCREENING L7C199KC25* L7C199KC20* L7C199KC15*	(K7) L7C199TC25* L7C199TC20*
0°C to +70°C	(K5) — COMMERCIAL SCREENING L7C199KC25* L7C199KC20* L7C199KC15*	(K7) L7C199TC25* L7C199TC20*
0°C to +70°C	(K5) — COMMERCIAL SCREENING L7C199KC25* L7C199KC20* L7C199KC15*	(K7) L7C199TC25* L7C199TC20*
0°C to +70°C	(K5) — COMMERCIAL SCREENING L7C199KC25* L7C199KC20* L7C199KC15* C — COMMERCIAL SCREENING	(K7) L7C199TC25* L7C199TC20*
0°C to +70°C -40°C to +85° -55°C to +125	(K5) — COMMERCIAL SCREENING L7C199KC25* L7C199KC20* L7C199KC15* C — COMMERCIAL SCREENING	(K7) L7C199TC25* L7C199TC20* L7C199TC15*
0°C to +70°C	(K5) — COMMERCIAL SCREENING L7C199KC25* L7C199KC20* L7C199KC15* C — COMMERCIAL SCREENING	(K7) L7C199TC25* L7C199TC20*
-40°C to +85°	(K5) — COMMERCIAL SCREENING L7C199KC25* L7C199KC15* C — COMMERCIAL SCREENING 5°C — COMMERCIAL SCREENING L7C199KM35*	L7C199TC25* L7C199TC20* L7C199TC15* L7C199TM35*
0°C to +70°C -40°C to +85° -55°C to +128	(K5) — COMMERCIAL SCREENING L7C199KC25* L7C199KC15* C — COMMERCIAL SCREENING 5°C — COMMERCIAL SCREENING L7C199KM35* L7C199KM25* L7C199KM20*	L7C199TC25* L7C199TC20* L7C199TC15* L7C199TM35* L7C199TM25*
-40°C to +85° -55°C to +125	(K5) — COMMERCIAL SCREENING L7C199KC25* L7C199KC15* C — COMMERCIAL SCREENING 5°C — COMMERCIAL SCREENING L7C199KM35* L7C199KM25* L7C199KM20* 5°C — MIL-STD-883 COMPLIANT	L7C199TC25* L7C199TC20* L7C199TC15* L7C199TM35* L7C199TM25* L7C199TM20*
0°C to +70°C -40°C to +85° -55°C to +128	(K5) — COMMERCIAL SCREENING L7C199KC25* L7C199KC15* C — COMMERCIAL SCREENING 5°C — COMMERCIAL SCREENING L7C199KM35* L7C199KM25* L7C199KM20*	L7C199TC25* L7C199TC20* L7C199TC15* L7C199TM35* L7C199TM25*

^{*}The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L7C199KMB20L)



Ordering Information

+1

16K Static RAMs

2

64K Static RAMs

256K Static RAMs

1M Static RAMs

5

Special Architecture Static RAMs

FIFO Products

Quality and Reliability

Technology and Design Features

Package Information

10

Product Listing

Sales Offices

12:



5

1M Static RAMs

	$\bigcap L$	
7		

1M STATIC	RAMS	5-1
L7C106	256K x 4, Common I/O,1 Chip Enable + Output Enable	5-3
L7C108	128K x 8, Common I/O, 1 Chip Enable + Output Enable	5-9
L7C109	128K x 8, Common I/O, 2 Chip Enables + Output Enable	5-9





FEATURES

- 256K x 4 Static RAM with Chip Select Powerdown, Output Enable
- ☐ Auto-Powerdown[™]Design
- ☐ Advanced CMOS Technology
- ullet High Speed to 17 ns maximum
- ☐ Low Power Operation Active: 400 mW typical at 25 ns Standby: 5 mW typical
- ☐ Data Retention at 2 V for Battery Backup Operation
- ☐ Plug Compatible with Cypress CY7C106
- ☐ Package Styles Available:
 - 28-pin Plastic DIP
 - 28-pin Sidebraze, Hermetic DIP
 - 28-pin Plastic SOJ

DESCRIPTION

The L7C106 is a high-performance, low-power CMOS static RAM. The storage circuitry is organized as 262,144 words by 4 bits per word. The 4 Data In and Data Out signals share I/O pins. The L7C106 has an active-low Chip Enable and a separate Output Enable. This device is available in three speeds with maximum access times from 17 ns to 25 ns.

Inputs and outputs are TTL compatible. Operation is from a single $+5~\rm V$ power supply. Power consumption is $400~\rm mW$ (typical) at $25~\rm ns$. Dissipation drops to $50~\rm mW$ (typical) when the memory is deselected.

Two standby modes are available. Proprietary Auto-Powerdown™ circuitry reduces power consumption automatically during read or write accesses which are longer than the


minimum access time, or when the memory is deselected. In addition, data may be retained in inactive storage with a supply voltage as low as 2 V. The L7C106 consumes only 1.5 mW (typical), at 3 V, allowing effective battery backup operation.

The L7C106 provides asynchronous (unclocked) operation with matching access and cycle times. An active-low Chip Enable and a three-state I/O bus with a separate Output Enable control simplify the connection of several chips for increased storage capacity.

Memory locations are specified on address pins A0 through A17. Reading from a designated location is accomplished by presenting an address and driving \overline{CE} and \overline{OE} LOW while \overline{WE} remains HIGH. The data in the addressed memory location will then appear on the Data Out pins within one access time. The output pins stay in a high-impedance state when \overline{CE} or \overline{OE} is HIGH, or \overline{WE} is LOW.

Writing to an addressed location is accomplished when the active-low \overline{CE} and \overline{WE} inputs are both LOW. Either signal may be used to terminate the write operation. Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L7C106 can withstand an injection current of up to 200 mA on any pin without damage.





256K x 4 Static RAM

KIMUM RATINGS Above which useful life may be impaired (Notes 1	
Storage temperature	–65°C to +150°C
Operating ambient temperature	–55°C to +125°C
Vcc supply voltage with respect to ground	0.5 V to +7.0 V
Input signal with respect to ground	3.0 V to +7.0 V
Signal applied to high impedance output	3.0 V to +7.0 V
Output current into low outputs	25 mA
Latchup current	> 200 mA

OPERATING CONDITIONS To meet specified electrical and switching characteristics Mode Temperature Range (Ambient) **Supply Voltage** Active Operation, Commercial 0°C to +70°C $4.5~V \leq \textbf{V} \text{CC} \leq 5.5~V$ -40°C to +85°C Active Operation, Industrial $4.5 \text{ V} \leq \text{V} \text{CC} \leq 5.5 \text{ V}$ Data Retention, Commercial 0°C to +70°C $2.0 \text{ V} \le \text{V} \text{CC} \le 5.5 \text{ V}$ Data Retention, Industrial -40°C to +85°C $2.0 \text{ V} \le \text{V} \text{CC} \le 5.5 \text{ V}$

			L7C106			
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
V OH	Output High Voltage	V CC = 4.5 V, I OH = -4.0 mA	2.4			٧
V OL	Output Low Voltage	IoL = 8.0 mA			0.4	V
V iH	Input High Voltage		2.2		V cc +0.3	V
V IL	Input Low Voltage	(Note 3)	-3.0		0.8	٧
lix	Input Leakage Current	GND ≤ VIN ≤ VCC	-10		+10	μΑ
loz	Output Leakage Current	(Note 4)	-10		+10	μΑ
ICC2	Vcc Current, TTL Inactive	(Note 7)		10	20	mA
ICC3	Vcc Current, CMOS Standby	(Note 8)		1	4.0	mA
ICC4	Vcc Current, Data Retention	V CC = 3.0 V (Note 9)		500	1000	μΑ
CIN	Input Capacitance	Ambient Temp = 25°C, Vcc = 5.0 V			5	pF
COUT	Output Capacitance	Test Frequency = 1 MHz (Note 10)			7	pF


			L7C106-			
Symbol	Parameter	Test Condition	25	20	17	Unit
ICC1	Vcc Current, Active	(Note 6)	100	125	145	mA





256K x 4 Static RAM

SWITCHING CHARACTERISTICS Over Operating Range

MEAD (YCLE Notes 5, 11, 12, 22, 23, 24 (ns)						
				L7C	106-		
,		[:	25	:	20	1	7
Symbol	Parameter	Min	Max	Min	Max	Min	Max
tavav	Read Cycle Time	25		20		17	
t AVQV	Address Valid to Output Valid (Notes 13, 14)		25		20		17
taxqx	Address Change to Output Change	3		3		3	
tclav	Chip Enable Low to Output Valid (Notes 13, 15)		25		20		17
tclaz	Chip Enable Low to Output Low Z (Notes 20, 21)	3		3		3	
tchqz	Chip Enable High to Output High Z (Notes 20, 21)		10		8		8
toLQV	Output Enable Low to Output Valid		10		10		9
tolaz	Output Enable Low to Output Low Z (Notes 20, 21)	0		0		0	
tonaz	Output Enable High to Output High Z (Notes 20, 21)		10		7		6
t PU	Input Transition to Power Up (Notes 10, 19)	0		0		0	
t PD	Power Up to Power Down (Notes 10, 19)		25		20		17
t CHVL	Chip Enable High to Data Retention (Note 10)	0		0		0	









256K x 4 Static RAM

SWITCHING CHARACTERISTICS Over Operating Range

				L7C	106-		
		2	5	2	20	1	7
Symbol	Parameter	Min	Max	Min	Max	Min	Max
tavav	Write Cycle Time	20		20		17	
tCLEW	Chip Enable Low to End of Write Cycle	15		15		13	
t AVBW	Address Valid to Beginning of Write Cycle	0		0		0	
t AVEW	Address Valid to End of Write Cycle	15		15		13	
t EWAX	End of Write Cycle to Address Change	0		0		0	
twlew	Write Enable Low to End of Write Cycle	15		15		13	
tovew	Data Valid to End of Write Cycle	10		9		8	
tewdx	End of Write Cycle to Data Change	0		0		0	
twhqz	Write Enable High to Output Low Z (Notes 20, 21)	0		0		0	
twLQZ	Write Enable Low to Output High Z (Notes 20, 21)		7		7		6







256K x 4 Static RAM


NOTES


- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at -0.6 V. A current in excess of 100 mA is required to reach -2.0 V. The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
- 4. Tested with GND \leq **V**OUT \leq **V**CC. The device is disabled, i.e., $\overline{CE} = VCC$.
- 5. A series of normalized curves is available to supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
- 6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $CE \le VIIL$, $WE \le VIIL$. Input pulse levels are 0 to 3.0 V.
- 7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{\text{CE}} \ge \text{V}_{\text{IH}}$.
- 8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\overline{CE} = VCC$. Input levels are within 0.2 V of VCC or GND.
- 9. Data retention operation requires that VCC never drop below 2.0 V. CE must be \geq VCC 0.2 V. All other inputs must meet VIN \geq VCC 0.2 V or VIN \leq 0.2 V to ensure full powerdown. For low power version (if applicable), this requirement applies only to CE and WE; there are no restrictions on data and address.
- 10. These parameters are guaranteed but not 100% tested.


- 11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, output loading for specified IoL and IoH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
- 12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tAVEW is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 13. WE is high for the read cycle.
- 14. The chip is continuously selected ($\overline{\text{CE}}$ low).
- 15. All address lines are valid prior-to or coincident-with the \overline{CE} transition to active.
- 16. The internal write cycle of the memory is defined by the overlap of \overline{CE} active and \overline{WE} low. All three signals must be active to initiate a write. Any signal can terminate a write by going inactive. The address, data, and control input setup and hold times should be referenced to the signal that becomes active last or becomes inactive first.
- 17. If WE goes low before or concurrent with the latter of CE going active, the output remains in a high impedance state.
- 18. If CE goes inactive before or concurrent with WE going high, the output remains in a high impedance state.
- 19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
- Falling edge of CE.
- b. Falling edge of WE (CE active).
- c. Transition on any address line (CE active).
- d. Transition on any data line (\overline{CE} , and \overline{WE} active).

The device automatically powers down from ICC1 to ICC2 after tPD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.

- 20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
- 21. Transition is measured ±200 mV from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tested.
- 22. All address timings are referenced from the last valid address line to the first transitioning address line.
- 23. $\overline{\text{CE}}$ or $\overline{\text{WE}}$ must be inactive during address transitions.
- 24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A $0.01~\mu F$ high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.









	28-pin — 0.4" wide		28-pin — 0.4" wide	
	A0	28 VCC 27 A17 26 A16 25 A15 24 A14 23 A13 22 A12 21 A11 20 NC 19 I/O3 18 I/O2 17 I/O1 16 I/O0 15 WE	A0	
eed	Plastic DIP (P11)	Sidebraze Hermetic DIP (D11)	Plastic SOJ (W7)	
	(P11) 0°C to +70°C — Commerc	(D11) IAL SCREENING	(W7)	
eed ns	(P11) 0°C to +70°C — COMMERC L7C106PC25	(D11) IAL SCREENING L7C106DC25	(W7) L7C106WC25	
ns ns	(P11) 0°C to +70°C — COMMERC L7C106PC25 L7C106PC20	(D11) IAL SCREENING L7C106DC25 L7C106DC20	(W7) L7C106WC25 L7C106WC20	
ns ns	(P11) 0°C to +70°C — COMMERC L7C106PC25	(D11) IAL SCREENING L7C106DC25	(W7) L7C106WC25	
ns	(P11) 0°C to +70°C — COMMERC L7C106PC25 L7C106PC20 L7C106PC17	(D11) IAL SCREENING L7C106DC25 L7C106DC20 L7C106DC17	(W7) L7C106WC25 L7C106WC20	
ns ns ns	(P11) 0°C to +70°C — Commence L7C106PC25 L7C106PC20 L7C106PC17 -40°C to +85°C — Commence	(D11) IAL SCREENING L7C106DC25 L7C106DC20 L7C106DC17	(W7) L7C106WC25 L7C106WC20 L7C106WC17	
ns ns	(P11) 0°C to +70°C — COMMERC L7C106PC25 L7C106PC20 L7C106PC17	(D11) IAL SCREENING L7C106DC25 L7C106DC20 L7C106DC17	(W7) L7C106WC25 L7C106WC20	

LOGIC DEVICES INCORPORATED

L7C108/109 128K x 8 Static RAM

FEATURES

- ☐ 128K x 8 Static RAM with Chip Select Powerdown, Output Enable
- □ Auto-Powerdown™Design
- ☐ Advanced CMOS Technology
- ☐ High Speed to 17 ns maximum
- ☐ Low Power Operation Active: 550 mW typical at 25 ns Standby: 5 mW typical
- ☐ Data Retention at 2 V for Battery Backup Operation
- ☐ DESC SMD No. 5962-89598
- ☐ Available 100% Screened to MIL-STD-883, Class B
- ☐ Plug Compatible with Cypress CY7C108/109, IDT71024/71B024, Micron MT5C1008, Motorola MCM6226A/62L26A, Sony CXK581020
- ☐ Package Styles Available:
 - 32-pin Plastic DIP
 - 32-pin Sidebraze, Hermetic DIP
 - 32-pin Plastic SOI
 - 32-pin Ceramic SOI
 - 32-pin Ceramic LCC

DESCRIPTION

The L7C108 and L7C109 are high-performance, low-power CMOS static RAMs. The storage circuitry is organized as 131,072 words by 8 bits per word. The 8 Data In and Data Out signals share I/O pins. The L7C108 has a single active-low Chip Enable. The L7C109 has two Chip Enables (one active-low). These devices are available in three speeds with maximum access times from 17 ns to 25 ns.

Inputs and outputs are TTL compatible. Operation is from a single +5 V power supply. Power consumption is 550 mW (typical) at 25 ns. Dissipation drops to 50 mW (typical) when the memory is deselected.

Two standby modes are available. Proprietary Auto-PowerdownTM circuitry reduces power consumption automatically during read or write accesses which are longer than the minimum access time, or when the memory is deselected. In addition, data may be retained in inactive storage with a supply voltage as low as 2 V. The L7C108 and L7C109


consume only 1.5 mW (typical), at 3 V, allowing effective battery backup operation.

The L7C108 and L7C109 provide asynchronous (unclocked) operation with matching access and cycle times. The Chip Enables and a three-state I/O bus with a separate Output Enable control simplify the connection of several chips for increased storage capacity.

Memory locations are specified on address pins A0 through A16. For the L7C108, reading from a designated location is accomplished by presenting an address and driving CE1 and OE LOW while WE remains HIGH. For the L7C109, CE1 and OE must be LOW while CE2 and WE are HIGH. The data in the addressed memory location will then appear on the Data Out pins within one access time. The output pins stay in a high-impedance state when CE1 or OE is HIGH, or CE2 (L7C109) or WE is LOW.

Writing to an addressed location is accomplished when the active-low $\overline{\text{CE}_1}$ and $\overline{\text{WE}}$ inputs are both LOW, and CE2 (L7C109) is HIGH. Any of these signals may be used to terminate the write operation. Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L7C108 and L7C109 can withstand an injection current of up to 200 mA on any pin without damage.



Storage temperature	65°C to +150°C
Operating ambient temperature	
Vcc supply voltage with respect to ground	
Input signal with respect to ground	3.0 V to +7.0 V
Signal applied to high impedance output	3.0 V to +7.0 V
Output current into low outputs	25 mA
Latchup current	> 200 mA

Mode	Temperature Range (Ambient)	Supply Voltage
Active Operation, Commercial	0°C to +70°C	$4.5~V \leq \textbf{V} \text{CC} \leq 5.5~V$
Active Operation, Industrial	-40°C to +85°C	$4.5~V \leq \textbf{V} \text{CC} \leq 5.5~V$
Active Operation, Military	-55°C to +125°C	$4.5~V \leq \textbf{V} \text{CC} \leq 5.5~V$
Data Retention, Commercial	0°C to +70°C	$2.0 \text{ V} \le \text{V} \text{CC} \le 5.5 \text{ V}$
Data Retention, Industrial	–40°C to +85°C	$2.0 \text{ V} \le \text{V} \text{CC} \le 5.5 \text{ V}$
Data Retention, Military	–55°C to +125°C	2.0 V ≤ V CC ≤ 5.5 V

			L7	C108/1	09	
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
V OH	Output High Voltage	VCC = 4.5 V, IOH = -4.0 mA	2.4			٧
V OL	Output Low Voltage	IoL = 8.0 mA			0.4	٧
V iн	Input High Voltage		2.2		V cc +0.3	٧
V 1L	Input Low Voltage	(Note 3)	-3.0		0.8	٧
lix	Input Leakage Current	GND ≤ VIN ≤ VCC	-10		+10	μΑ
loz	Output Leakage Current	(Note 4)	-10		+10	μΑ
ICC2	Vcc Current, TTL Inactive	(Note 7)		10	20	mA
ICC3	Vcc Current, CMOS Standby	(Note 8)		1	3.0	mA
ICC4	Vcc Current, Data Retention	V CC = 3.0 V (Note 9)		500	1000	μΑ
CIN	Input Capacitance	Ambient Temp = 25°C, Vcc = 5.0 V			5	pF
Соит	Output Capacitance	Test Frequency = 1 MHz (Note 10)			7	pF


				L7C108	3/109-	
Symbol	Parameter	Test Condition	25	20	17	Unit
ICC1	Vcc Current, Active	(Note 6)	145	180	210	mA





128K x 8 Static RAM

SWITCHING CHARACTERISTICS Over Operating Range

			L	.7C10	8/109	_	
		2	5	2	20	1	7
Symbol	Parameter	Min	Max	Min	Max	Min	Max
tavav	Read Cycle Time	25		20		17	
t AVQV	Address Valid to Output Valid (Notes 13, 14)		25		20		17
tAXQX	Address Change to Output Change	3		3		3	
tCLQV	Chip Enable Low to Output Valid (Notes 13, 15)		25		20		17
tclaz	Chip Enable Low to Output Low Z (Notes 20, 21)	3		3		3	
t CHQZ	Chip Enable High to Output High Z (Notes 20, 21)		10		8		8
toLQV	Output Enable Low to Output Valid		10		10		9
toLQZ	Output Enable Low to Output Low Z (Notes 20, 21)	0		0		0	
t OHQZ	Output Enable High to Output High Z (Notes 20, 21)		10		7		6
t PU	Input Transition to Power Up (Notes 10, 19)	0		0		0	
t PD	Power Up to Power Down (Notes 10, 19)		25		20		17
t CHVL	Chip Enable High to Data Retention (Note 10)	0		0		0	









====== 1M Static RAMs

128K x 8 Static RAM

SWITCHING CHARACTERISTICS Over Operating Range

WRITE	CYCLE Notes 5, 11, 12, 22, 23, 24 (ns)						
			L	.7C10	8/109)	
		2	5	2	20	1	7
Symbol	Parameter	Min	Max	Min	Max	Min	Max
t AVAV	Write Cycle Time	20		20		17	
tCLEW	Chip Enable Low to End of Write Cycle	15		15		13	
t AVBW	Address Valid to Beginning of Write Cycle	0		0		0	
tavew	Address Valid to End of Write Cycle	15		15		13	
tewax .	End of Write Cycle to Address Change	0		0		0	
twlew	Write Enable Low to End of Write Cycle	15		15		13	
tovew	Data Valid to End of Write Cycle	10		9		8	
t EWDX	End of Write Cycle to Data Change	0		0		0	
t wHQZ	Write Enable High to Output Low Z (Notes 20, 21)	0		0		0	
twLQZ	Write Enable Low to Output High Z (Notes 20, 21)		7		7		6







128K x 8 Static RAM


NOTES


- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at -0.6 V. A current in excess of 100 mA is required to reach -2.0 V. The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
- 4. Tested with $GND \le VOUT \le VCC$. The device is disabled, i.e., $\overline{CE_1} = VCC$, $CE_2 = GND$.
- 5. A series of normalized curves is available to supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
- 6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $\overline{\text{CEi}} \leq \text{VII}$, $\text{CE}_2 \geq \text{VIII}$, $\overline{\text{WE}} \leq \text{VII}$. Input pulse levels are 0 to 3.0 V.
- 7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{\text{CE1}} \ge \text{VIH}$, $\text{CE2} \le \text{VIL}$.
- 8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\overline{\text{CE}}_1 = \text{VCC}$, CE2 = GND. Input levels are within 0.2 V of VCC or GND.
- 9. Data retention operation requires that VCC never drop below 2.0 V. CE1 must be \geq VCC 0.2 V or CE2 must be \leq 0.2 V. All other inputs must meet VIN \geq VCC 0.2 V or low power version (if applicable), this requirement applies only to CE1, CE2, and WE; there are no restrictions on data and address.
- 10. These parameters are guaranteed but not 100% tested.


- 11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, output loading for specified IoL and IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
- 12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tAVEW is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 13. $\overline{\text{WE}}$ is high for the read cycle.
- 14. The chip is continuously selected ($\overline{CE1}$ low, CE2 high).
- 15. All address lines are valid prior-to or coincident-with the $\overline{\text{CE}_1}$ and CE2 transition to active.
- 16. The internal write cycle of the memory is defined by the overlap of $\overline{\text{CE1}}$ and $\overline{\text{CE2}}$ active and $\overline{\text{WE}}$ low. All three signals must be active to initiate a write. Any signal can terminate a write by going inactive. The address, data, and control input setup and hold times should be referenced to the signal that becomes active last or becomes inactive first.
- 17. If $\overline{\text{WE}}$ goes low before or concurrent with the latter of $\overline{\text{CE}}_1$ and CE2 going active, the output remains in a high impedance state.
- 18. If $\overline{\text{CE}_1}$ and $\overline{\text{CE}_2}$ goes inactive before or concurrent with $\overline{\text{WE}}$ going high, the output remains in a high impedance state.
- 19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
- a. Rising edge of $\overline{\text{CE}}_1$ ($\overline{\text{CE}}_1$ active) or the falling edge of $\overline{\text{CE}}_1$ ($\overline{\text{CE}}_2$ active).
- b. Falling edge of $\overline{\text{WE}}$ ($\overline{\text{CE}_1}$, CE2 active).
- c. Transition on any address line (CE1, CE2 active).
- d. Transition on any data line (\overline{CE}_1 , CE2, and \overline{WE} active).

The device automatically powers down from ICC1 to ICC2 after tPD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.

- 20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
- 21. Transition is measured ±200 mV from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tested.
- 22. All address timings are referenced from the last valid address line to the first transitioning address line.
- 23. $\overline{CE_1}$, CE2, or \overline{WE} must be inactive during address transitions.
- 24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A $0.01~\mu\text{F}$ high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.








l	32-pin — 0.4" wide		32-pin	
	NC	32 VCC 31 A16 30 NC 29 WE 28 A15 27 A14 26 A13 25 A12 24 OE 23 A11 22 CE1 21 I/O7 20 I/O6 19 I/O5 18 I/O4 17 I/O3	NC	32
eed	Plastic DIP (P15)	Sidebraze Hermetic DIP (D12)	Plastic SOJ (0.4" wide) (W6)	Ceramic SOJ (0.440" wide (Y1)
eed	(P15)	(D12)		Ceramic SOJ (0.440" wide (Y1)
eed ns		(D12)		
	(P15) 0°C to +70°C — Commerc	(D12)	(W6)	(Y1)
ns ns	(P15) 0°C to +70°C — Commerce L7C108PC25 L7C108PC20	(D12) CIAL SCREENING L7C108DC25 L7C108DC20 L7C108DC17	(W6) L7C108WC25 L7C108WC20	L7C108YC25 L7C108YC20
ns ns	(P15) 0°C to +70°C — COMMERC L7C108PC25 L7C108PC20 L7C108PC17	(D12) CIAL SCREENING L7C108DC25 L7C108DC20 L7C108DC17	(W6) L7C108WC25 L7C108WC20	L7C108YC25 L7C108YC20
ns ns ns	(P15) 0°C to +70°C — COMMERC L7C108PC25 L7C108PC20 L7C108PC17 -40°C to +85°C — COMME	(D12) CIAL SCREENING L7C108DC25 L7C108DC20 L7C108DC17	(W6) L7C108WC25 L7C108WC20 L7C108WC17	L7C108YC25 L7C108YC20
ns ns ns ns	(P15) 0°C to +70°C — COMMERC L7C108PC25 L7C108PC20 L7C108PC17 -40°C to +85°C — COMME L7C108Pl25 L7C108Pl20	(D12) CIAL SCREENING L7C108DC25 L7C108DC17 ERCIAL SCREENING	L7C108WC25 L7C108WC20 L7C108WC17 L7C108WI25 L7C108WI25 L7C108WI20	L7C108YC25 L7C108YC20
ns ns ns ns	(P15) 0°C to +70°C — COMMERC L7C108PC25 L7C108PC17 -40°C to +85°C — COMME L7C108Pl25 L7C108Pl20 L7C108Pl17	(D12) CIAL SCREENING L7C108DC25 L7C108DC17 ERCIAL SCREENING	L7C108WC25 L7C108WC20 L7C108WC17 L7C108WI25 L7C108WI25 L7C108WI20	L7C108YC25 L7C108YC20
ns ns ns ns ns	(P15) 0°C to +70°C — COMMERC L7C108PC25 L7C108PC17 -40°C to +85°C — COMME L7C108Pl25 L7C108Pl20 L7C108Pl17	ICAL SCREENING L7C108DC25 L7C108DC17 ERCIAL SCREENING MERCIAL SCREENING L7C108DM25 L7C108DM20	L7C108WC25 L7C108WC20 L7C108WC17 L7C108WI25 L7C108WI25 L7C108WI20	L7C108YC25 L7C108YC20 L7C108YC17 L7C108YM25
ns ns ns ns ns ns	(P15) 0°C to +70°C — COMMERC L7C108PC25 L7C108PC17 -40°C to +85°C — COMME L7C108P125 L7C108P120 L7C108P117 -55°C to +125°C — COMME	ICAL SCREENING L7C108DC25 L7C108DC17 ERCIAL SCREENING MERCIAL SCREENING L7C108DM25 L7C108DM20	L7C108WC25 L7C108WC20 L7C108WC17 L7C108WI25 L7C108WI25 L7C108WI20	L7C108YC25 L7C108YC20 L7C108YC17 L7C108YM25



128K x 8 Static RAM




128K x 8 Static RAM

	32-pin — 0.4" wide		32-pin	
	NC	32 Vcc 31 A16 30 CE2 29 WE 28 A15 27 A14 26 A13 25 A12 24 OE 23 A11 22 CE1 21 I/O7 20 I/O6 19 I/O5 18 I/O4 17 I/O3	NC	32
ed	Plastic DIP (P15)	Sidebraze Hermetic DIP	Plastic SOJ (0.4" wide) (W6)	Ceramic SOJ (0.440" wide
eed	(P15)	(D12)	Plastic SOJ (0.4" wide) (W6)	Ceramic SOJ (0.440" wide (Y1)
	(P15) 0°C to +70°C — Commerc	(D12)		
ns	(P15)	(D12)	(W6)	(Y1)
ns ns	(P15) 0°C to +70°C — COMMERC L7C109PC25	(D12) HAL SCREENING L7C109DC25	(W6) L7C109WC25	(Y1) L7C109YC25
ns ns	(P15) 0°C to +70°C — Commerce L7C109PC25 L7C109PC20	(D12) EIAL SCREENING L7C109DC25 L7C109DC20 L7C109DC17	(W6) L7C109WC25 L7C109WC20	L7C109YC25 L7C109YC20
ns ns ns	(P15) 0°C to +70°C — COMMERC L7C109PC25 L7C109PC20 L7C109PC17	(D12) EIAL SCREENING L7C109DC25 L7C109DC20 L7C109DC17	(W6) L7C109WC25 L7C109WC20 L7C109WC17 L7C109WI25	L7C109YC25 L7C109YC20
ns ns ns ns	(P15) 0°C to +70°C — COMMERC L7C109PC25 L7C109PC17 -40°C to +85°C — COMME L7C109Pl25 L7C109Pl20	(D12) EIAL SCREENING L7C109DC25 L7C109DC20 L7C109DC17	L7C109WC25 L7C109WC20 L7C109WC17 L7C109WI25 L7C109WI25 L7C109WI20	L7C109YC25 L7C109YC20
ns ns ns	(P15) 0°C to +70°C — COMMERC L7C109PC25 L7C109PC17 -40°C to +85°C — COMME L7C109Pl25	(D12) EIAL SCREENING L7C109DC25 L7C109DC20 L7C109DC17	(W6) L7C109WC25 L7C109WC20 L7C109WC17 L7C109WI25	L7C109YC25 L7C109YC20
ns ns ns ns	(P15) 0°C to +70°C — COMMERC L7C109PC25 L7C109PC17 -40°C to +85°C — COMME L7C109Pl25 L7C109Pl20	(D12) HAL SCREENING L7C109DC25 L7C109DC17 ERCIAL SCREENING	L7C109WC25 L7C109WC20 L7C109WC17 L7C109WI25 L7C109WI25 L7C109WI20	L7C109YC25 L7C109YC20
ns ns ns ns ns ns	(P15) 0°C to +70°C — COMMERC L7C109PC25 L7C109PC17 -40°C to +85°C — COMME L7C109Pl25 L7C109Pl20 L7C109Pl17	(D12) HAL SCREENING L7C109DC25 L7C109DC17 ERCIAL SCREENING MERCIAL SCREENING L7C109DM25	L7C109WC25 L7C109WC20 L7C109WC17 L7C109WI25 L7C109WI25 L7C109WI20	L7C109YC25 L7C109YC17 L7C109YC17
ns ns ns ns ns	(P15) 0°C to +70°C — COMMERC L7C109PC25 L7C109PC17 -40°C to +85°C — COMME L7C109Pl25 L7C109Pl20 L7C109Pl17	(D12) HAL SCREENING L7C109DC25 L7C109DC17 ERCIAL SCREENING	L7C109WC25 L7C109WC20 L7C109WC17 L7C109WI25 L7C109WI25 L7C109WI20	L7C109YC25 L7C109YC20 L7C109YC17
ns ns ns ns ns ns	(P15) 0°C to +70°C — COMMERC L7C109PC25 L7C109PC17 -40°C to +85°C — COMME L7C109Pl25 L7C109Pl20 L7C109Pl17 -55°C to +125°C — COMME	(D12) HAL SCREENING L7C109DC25 L7C109DC17 ERCIAL SCREENING AFRICIAL SCREENING L7C109DM25 L7C109DM20	L7C109WC25 L7C109WC20 L7C109WC17 L7C109WI25 L7C109WI25 L7C109WI20	L7C109YC25 L7C109YC17 L7C109YC17
ns ns ns ns	(P15) 0°C to +70°C — COMMERC L7C109PC25 L7C109PC17 -40°C to +85°C — COMME L7C109Pl25 L7C109Pl20 L7C109Pl17	(D12) HAL SCREENING L7C109DC25 L7C109DC17 ERCIAL SCREENING AFRICIAL SCREENING L7C109DM25 L7C109DM20	L7C109WC25 L7C109WC20 L7C109WC17 L7C109WI25 L7C109WI25 L7C109WI20	L7C109YC25 L7C109YC17 L7C109YC17

5-16



128K x 8 Static RAM







Ordering Information	Or	derina	Info	mation
----------------------	----	--------	------	--------

16K Static RAMs

2

64K Static RAMs

256K Static RAMs

4

1M Static RAMs

Special Architecture Static RAMs

6

FIFO Products

Quality and Reliability

Technology and Design Features

Package Information

Product Listing

Sales Offices



C

Special Architecture Static RAMs



SPECIAL AF	RCHITECTURE STATIC RAMS	6-1
L7C174	8K x 8, Cache-Tag	6-3





L7C174

8K x 8 Cache-Tag Static RAM

FEATURES

- □ 8K x 8 CMOS Static RAM with 8-bit Tag Comparison Logic
- ☐ High Speed Address-to-MATCH 12 ns maximum
- ☐ High Speed Flash Clear
- ☐ High Speed Read Access Time
 12 ns maximum
- Low Power Operation
 Active: 300 mW typical at 35 ns
 Standby: 500 μW typical
- ☐ Data Retention at 2 V for Battery Backup Operation
- ☐ Available 100% Screened to MIL-STD-883, Class B
- □ Plug Compatible with IDT7174, IDT71B74, MK48H74
- ☐ Package Styles Available:
 - 28-pin Plastic DIP
 - 28-pin Ceramic DIP
 - 28-pin Plastic SOJ
 - 32-pin Ceramic LCC

DESCRIPTION

The L7C174 is a high-performance, low power CMOS static RAM optimized for use as the address tag comparator in high speed cache memory systems. One L7C174 can be used to map 8K cache lines into a 1 megabyte address space by comparing 20 address bits organized as 13-line address bits and 7-page address bits.

The storage circuitry is organized as 8192 words by 8 bits per word and includes an 8-bit data comparator with MATCH output. The 8-bit data is input/output on shared I/O pins and comparison is performed between 8-bit incoming data and accessed memory locations. Also provided is a high speed CLEAR control which clears all memory locations to zero when activated. This allows all address tag bits to be cleared when powering on or when flushing the cache.

6-3

This device is available in five speed grades with maximum address-to-MATCH times of 12 ns to 35 ns. Operation is from a single +5 V power supply with power consumption only being 300 mW (typical) at 35 ns. Dissipation drops to 500 μ W (typical) when the memory is deselected (Enable is high).


The L7C174 consumes only $30 \,\mu W$ (typical) at 3 V allowing effective battery backup operation. For minimal power consumption, data may be retained in inactive storage with a supply voltage as low as 2 V.

The L7C174 provides fully asynchronous (unclocked) operation with matching access and cycle times. An active low Chip Enable and Output Enable along with a three state I/O bus simplify the connection of several chips for increased storage capacity. Wide tag addresses are easily accommodated by paralleling devices and Wire-ORing the MATCH outputs. A low on the MATCH output indicates a data mismatch.

Memory locations are specified on address pins A₀ through A₁₂ with functions defined in the Truth Table.

During CLEAR, the state of the I/O pins remain completely defined by the WE, CE, and OE control inputs. Data In has the same polarity as Data Out.

Latchup and static discharge protection are provided on-chip. The L7C174 can withstand an injection current of up to 200 mA on any pin without damage.



Special Architecture Static RAMs



8K x 8 Cache-Tag Static RAM

TRU	TRUTH TABLE										
WE	CE	ŌĒ	CLEAR	MATCH	1/0	FUNCTION					
Х	Х	х	L	Н	_	Reset all bits to low					
Х	Н	Х	Н	Н	High-Z	Deselect chip					
Н	L	Н	н	L	Din	No MATCH					
Н	L	Н	Н	Н	Din	MATCH					
Н	L	L	н	Н	Douт	Read					
L	L	х	н	Н	DIN	Write					

MAXIMUM RATINGS Above which useful life may be impaired (Notes 1, 2)
Storage temperature65°C to +150°C
Operating ambient temperature55°C to +125°C
Vcc supply voltage with
respect to ground0.5 V to +7.0 V
Input signal with respect to ground3.0 V to +7.0 V
Signal applied to high
impedance output3.0 V to +7.0 V
Output current into low outputs
Latchup current

X = Don't Care; L = VIL; H = VIH

PATING CONDITIONS To meet specified electrical and switching characteristics						
Mode	Temperature Range (Ambient)	Supply Voltage				
Active Operation, Commercial	0°C to +70°C	4.5 V ≤ V CC ≤ 5.5 V				
Active Operation, Industrial	-40°C to +85°C	$4.5~V \leq \textbf{V} \text{CC} \leq 5.5~V$				
Active Operation, Military	−55°C to +125°C	$4.5~V \leq \textbf{V} \text{CC} \leq 5.5~V$				
Data Retention, Commercial	0°C to +70°C	2.0 V ≤ V CC ≤ 5.5 V				
Data Retention, Industrial	-40°C to +85°C	$2.0 \text{ V} \le \text{V} \text{CC} \le 5.5 \text{ V}$				
Data Retention, Military	-55°C to +125°C	2.0 V ≤ V CC ≤ 5.5 V				


Symbol	Parameter	Test Condition	Min	Тур	Мах	Unit
V OH	Output High Voltage (Note 11)	VCC = 4.5 V, IOH = -4.0 mA (all except MATCH pin)	2.4			٧
V OL	Output Low Voltage (Note 11)	IoL = 8.0 mA (all except MATCH pin)			0.4	٧
		IoL = 18.0 mA (MATCH pin)			0.4	٧
V iH	Input High Voltage		2.2		V cc +0.3	٧
V iL	Input Low Voltage	(Note 3)	-3.0		0.8	٧
lix	Input Leakage Current	Ground ≤ VIN ≤ VCC	-10		+10	μА
loz	Output Leakage Current	Ground \leq V OUT \leq V CC, \overline{OE} = V CC (except MATCH pin)	-10		+10	μА
ICC3	Vcc Current, CMOS Standby	(Note 8)		100	500	μА
ICC4	Vcc Current, Data Retention	V CC = 3.0 V (Note 9)		10	200	μА
CIN	Input Capacitance	Ambient Temp = 25°C, V cc = 5.0 V			5	pF
COUT	Output Capacitance	Test Frequency = 1 MHz (Note 10)			7	pF


			L7C174-					
Symbol	Parameter	Test Condition	35	25	20	15	12	Unit
ICC1	Vcc Current, Active	(Note 6)	90	115	140	165	195	mA



8K x 8 Cache-Tag Static RAM

		L7C174-									
		35		25		20		15		1	2
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
t avav	MATCH Cycle Time	35		25		20		15		12	
t AVMV	Address Valid to MATCH Valid		30		22		20		15		12
taxmx	Address Change to MATCH Change	3		3		3		3		3	
tCLMV	Chip Enable Low to MATCH Valid		20		15		10		10		8
tснмн	Chip Enable High to MATCH High	3		3		3		3		3	
t OLMH	Output Enable Low to MATCH High	3		3		3		3		3	
twlmh	Write Enable Low to MATCH High	3		3		3		3		3	
t CLMH	CLEAR Low to MATCH High	0	25	0	20	0	15	0	12	0	10
t DVMV	Data Valid to MATCH Valid		20		15		15		13		10
t DXMX	Data Change to MATCH Change	0		0		0		0		0	
tCLCL	CLEAR Cycle Time	65		55		45		35		30	
tclch	CLEAR Pulse Width	20		15		15		12		12	
tCLIX	CLEAR Low to Inputs Don't Care	0		0		0		0		0	
tCLIR	CLEAR Low to Inputs Recognized		70		60		50		50		45








8K x 8 Cache-Tag Static RAM

SWITCHING CHARACTERISTICS Over Operating Range

		L7C174-									
		3	5	2	5	2	0		15	1	2
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
t AVAV	Read Cycle Time	35		25		20		15		12	
t avqv	Address Valid to Output Valid (Notes 13, 14)		35		25		20		15		12
taxqx	Address Change to Output Change	3		3		3		3		3	
tcLQV	Chip Enable Low to Output Valid (Notes 13, 15)		15		12		10		8		8
t CLQZ	Chip Enable Low to Output Low Z (Notes 20, 21)	3		3		3		3		3	
tchqz	Chip Enable High to Output High Z (Notes 20, 21)		15		10		8		8		5
tolqv	Output Enable Low to Output Valid		15		12		10		8		6
tolaz	Output Enable Low to Output Low Z (Notes 20, 21)	0		0		0		0		0	
tонаz	Output Enable High to Output High Z (Notes 20, 21)		12		10		8		5		5
t PU	Input Transition to Power Up (Notes 10, 19)	0		0		0		0		0	
t PD	Power Up to Power Down (Notes 10, 19)		35		25		20		20		20
t CHVL	Chip Enable High to Data Retention (Note 10)	0		0		0		0		0	









Special Architecture Static RAMs



8K x 8 Cache-Tag Static RAM

WRITE	CYCLE Notes 5, 11, 12, 22, 23, 24 (ns)									e William A	
		L7C174-									
		35		25		20		15		1	2
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
tavav	Write Cycle Time	25		20		20		15		12	
tCLEW	Chip Enable Low to End of Write Cycle	25		15		15		12		10	
t AVBW	Address Valid to Beginning of Write Cycle	0		0		0		0		0	
tavew	Address Valid to End of Write Cycle	25		15		15		12		10	
tewax	End of Write Cycle to Address Change	0		0		0		0		0	
twlew	Write Enable Low to End of Write Cycle	20		15		15		12		10	
tovew	Data Valid to End of Write Cycle	15		10		10		7		6	
tewdx	End of Write Cycle to Data Change	0		0		0		0		0	
twnqz	Write Enable High to Output Low Z (Notes 20, 21)	0		0		0		0		0	
twLQZ	Write Enable Low to Output High Z (Notes 20, 21)		10		7		7		5		4





8K x 8 Cache-Tag Static RAM

NOTES


- 1. MaximumRatingsindicatestressspecificationsonly. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include in ternal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at -0.6 V. Acurrentinexcess of 100 mAis required to reach -2.0 V. The device can with standindefinite operation with inputs as lowas -3 v. subject only to power dissipation and bond wire fusing constraints.
- 4. Duration of the output short circuit shouldnotexceed 30 seconds.
- Aseriesofnormalized curves is available to supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
- 6. Tested with all address and data inputs changing at the maximum cyclerate. The device is continuously enabled for writing, i.e., CE ≤ VII., WE ≤ VII. Input pulse levels are 0 to 3.0 V.
- 7. Tested without puts open and all address and data in puts changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\angle E \oplus VIH$
- 8. Testedwithoutputsopenandalladdress and data inputs stable. The device is continuously disabled, i.e., $\overline{\text{CE}} = \text{VCC}$. Input levels are within 0.2 Vof Vccor GND.
- 9. Data retention operation requires that VCC never drop below 2.0 V. CE must be ⊕ VCC − 0.2 V. All other inputs must meet VIN⊕ VCC − 0.2 V or VIN≤0.2 V to ensure full power down. For low power version (if applicable), this requirement applies only to CE and WE; there are no restrictions on data and address.
- 10. These parameters are guaranteed but not 100% tested.
- 11. Testconditions assume in puttransition times of less than 3 ns, reference levels of 1.5 V, output loading for specified IOL and


- IOHplus 30 pF(Figs. 1a and 1c), and input pulselevels of 0 to 3.0 V(Fig. 2).
- 12. Eachparameterisshownasaminimum ormaximum value. Inputrequirements are specified from the point of view of the external system driving the chip. For example, t AVEW is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- WEishighforthereadcycle.
- 14. The chip is continuously selected (low).
- 15. All address lines are valid prior-to or coincident-with the $\overline{\text{CE}}$ transition to active.
- 16. Theinternal writecycle of the memory is defined by the overlap of CEactive and WE low. All three signals must be active to initiate a write. Any signal can terminate a write by going inactive. The address, data, and control input setup and hold times should be referenced to the signal that becomes active last or becomes inactive first.
- 17. If WE goes low before or concurrent with the latter of CE going active, the output remains in a high impedance state.
- 18. If <u>CE</u>goesinactivebeforeorconcurrent with <u>WE</u>going high, the output remains in a high impedance state.
- 19. Powerupfrom ICC2 to ICC1 occursasa resultofanyofthefollowing conditions:
- a. Falling edge of CE.
- b. FallingedgeofWE(CEactive).
- c Transition on any address line (CE active).
- d. Transition on any data line (CE, and WE active).


The device automatically powers down from ICC1 to ICC2 after t PDhaselapsedfrom anyofthepriorconditions. Thismeansthat power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.


- 20. Atany given temperature and voltage condition, output disable time is less than output enable time for any given device.
- 21. Transitionismeasured ±200 mV from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not100% tested.

- 22. Alladdresstimingsarereferencedfrom the last valid address line to the first transitioning address line.
- 23. CEor WE must be inactive during address transitions.
- 24. Thisproductisavery high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause agood part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly upto the contactor fingers. A0.01 µF high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.













8K x 8 Cache-Tag Static RAM



Speed	Plastic DIP (P10)	Ceramic DIP (C5)	Plastic DIP (P9)	Ceramic DIP (C6)						
	0°C to +70°C — COMMERCIAL SCREENING									
25 ns	L7C174PC25	_	L7C174NC25							
20 ns	L7C174PC20	L7C174CC20	L7C174NC20	L7C174IC20						
15 ns	L7C174PC15	L7C174CC15	L7C174NC15	L7C174IC15						
12 ns	L7C174PC12	L7C174CC12	L7C174NC12	L7C174IC12						
	-40°C to +85°C — COMMERCIAL SCREENING									
25 ns	L7C174PI25		L7C174NI25							
20 ns	L7C174PI20		L7C174NI20							
15 ns	L7C174PI15		L7C174NI15							
12 ns	L7C174PI12		L7C174NI12							
	-55°C to +125°C COMME	RCIAL SCREENING								
25 ns		L7C174CM25		L7C174IM25						
20 ns		L7C174CM20		L7C174IM20						
15 ns		L7C174CM15		L7C174IM15						
ner Mari - Magazin	-55°C to +125°C MIL-S	TD-883 COMPLIANT								
25 ns		L7C174CMB25		L7C174IMB25						
20 ns		L7C174CMB20		L7C174IMB20						
15 ns		L7C174CMB15		L7C174IMB15						



8K x 8 Cache-Tag Static RAM





Ordering Information

16K Static RAMs

2

64K Static RAMs

256K Static RAMs

4

TNI Static RAMs

Special Architecture Static RAMs

6

FIFO Products

Quality and Reliability

Technology and Design Features

Package Information

Product Listing

Sales Offices

12



FIFO Products

FIFO Produc	ts	7-1
L8C201	512 x 9, Asynchronous	7-3
L8C202	1K x 9, Asynchronous	7-3
	2K x 9, Asynchronous	
L8C204	4K x 9, Asynchronous	
L8C211	512 x 9, Synchronous	7-23
L8C221	1K x 9, Synchronous	7-23
L8C231	2K x 9, Synchronous	7-23
L8C241	4K x 9, Synchronous	7-23





L8C201/202/203/204 512/1K/2K/4K x 9-bit Asynchronous FIFO

FEATURES

- ☐ First-In/First-Out (FIFO) using Dual-Port Memory
- ☐ Advanced CMOS Technology
- ☐ High Speed to 10 ns Access Time
- ☐ Asynchronous and Simultaneous Read and Write
- ☐ Fully Expandable by both Word Depth and/or Bit Width
- ☐ Empty and Full Warning Flags
- ☐ Half-Full Flag Capability
- ☐ Auto Retransmit Capability
- ☐ Plug Compatible with IDT720x, Cypress CY7C4x, and Samsung KM75C0x
- Package Styles Available:
 - 28-pin Plastic DIP
 - 32-pin Plastic LCC

DESCRIPTION

The **L8C201**, **L8C202**, **L8C203**, and **L8C204** are dual-port First-In/First-Out (FIFO) memories. The FIFO memory products are organized as:


L8C201 — 512 x 9-bit L8C202 — 1024 x 9-bit L8C203 — 2048 x 9-bit L8C204 — 4096 x 9-bit

Each device utilizes a special algorithm that loads and empties data on a first-in/first-out basis. Full and Empty flags are provided to prevent data overflow and underflow. Three additional pins are also provided to allow for unlimited expansion in both word size and depth. Depth Expansion does not result in a flow-through penalty. Multiple devices are connected with the data and control signals in parallel. The active device is determined by the Expansion In $(\overline{\text{XI}})$ and Expansion Out $(\overline{\text{XO}})$ signals which are daisy chained from device to device.

The read and write operations are internally sequential through the use of ring pointers. No address information is required to load and unload data. The write operation occurs when the Write (\widehat{W}) signal is LOW. Read occurs when Read (\overline{R}) goes LOW. The nine data outputs go to the high impedance state when R is HIGH. Retransmit (RT) capability allows for reset of the read pointer when \overline{RT} is pulsed LOW, allowing for retransmission of data from the beginning. Read Enable (\overline{R}) and Write Enable (W) must both be HIGH during a retransmit cycle, and then \overline{R} is used to access the data. A Half-Full (HF) output flag is available in the single device and width expansion modes. In the depth expansion configuration, this pin provides the Expansion Out (\overline{XO}) information which is used to tell the next FIFO that it will be activated.

These FIFOs are designed to have the fastest data access possible. Even in lower cycle time applications, faster access time can eliminate timing bottlenecks as well as leave enough margin to allow the use of the devices without external bus drivers.

The FIFOs are designed for those applications requiring asychronous and simultaneous read/writes in multiprocessing and rate buffer applications.



512/1K/2K/4K x 9-bit Asynchronous FIFO

SIGNAL DEFINITIONS

Inputs

 \overline{RS} — Reset

Reset is accomplished whenever the Reset (\overline{RS}) input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power-up before a write operation can take place. Both the Read Enable (\overline{R}) and Write Enable (\overline{W}) inputs must be in the HIGH state during the window shown (i.e., tWHSH before the rising edge of \overline{RS}) and should not change until tSHWL after the rising edge of \overline{RS} . Hall-Full Flag (\overline{HF}) will be reset to high after Reset (\overline{RS}).

W -- Write Enable

A write cycle is initiated on the falling edge of this input if the Full Flag (\overline{FF}) is not set. Data setup and hold time must be adhered to with respect to the rising edge of the Write Enable (\overline{W}). Data is stored in the RAM array sequentially and independently of any on-going read operation.

To prevent data overflow, the Full Flag (\overline{FF}) will go LOW, inhibiting further write operations. Upon the completion of a valid read operation, the Full Flag (\overline{FF}) will go HIGH after tRHFH, allowing a valid write to begin. When the FIFO is full, the internal write pointer is blocked from \overline{W} , so external changes in \overline{W} will not affect the FIFO when it is full.

\overline{R} — Read Enable

A read cycle is initiated on the falling edge of the Read Enable (\overline{R}) provided the Empty Flag (\overline{EF}) is not set. The data is accessed on a First-In/First-Out basis, independent of any ongoing write operation. After Read Enable (\overline{R}) goes HIGH, the Data Outputs (D8-0) will return to a high impedance condition until the next read operation. When all the data has been read from the FIFO, the Empty Flag (\overline{EF}) will go LOW, allowing the

"final" read cycle but inhibiting further read operations with the data outputs remaining in a high impedance state. Once a valid write operating has been accomplished, the Empty Flag (\overline{EF}) will go HIGH after tWHEH and a valid read can then begin. When the FIFO is empty, the internal read pointer is blocked from \overline{R} so external changes in \overline{R} will not affect the FIFO.

FL/RT — First Load/Retransmit

This is a dual-purpose input. In the Depth Expansion Mode, this pin is grounded to indicate that it is the first loaded (see Operating Modes). In the Single Device Mode, this pin acts as the retransmit input. The Single Device Mode is initiated by grounding the Expansion In (\overline{XI}) .

The FIFOs can be made to retransmit data when the Retransmit Enable control (RT) input is pulsed LOW. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. Read Enable (\overline{R}) and Write Enable (\overline{W}) must be in the HIGH state during retransmit. This feature is useful when less than the full memory has been written between resets. Retransmit will affect the Half-Full Flag (HF), depending on the relative locations of the read and write pointers. The retransmit feature is not compatible with the Depth Expansion Mode.

XI — Expansion In

This input is a dual-purpose pin. Expansion In (\overline{XI}) is grounded to indicate an operation in the single device mode. Expansion In (\overline{XI}) is connected to Expansion Out (\overline{XO}) of the previous device in the Depth Expansion or Daisy Chain Mode.

D8-0 — Data Input

Data input signals for 9-bit wide data. Data has setup and hold time requirements with respect to the rising edge of \overline{W} .

Outputs

FF — Full Flag

The Full Flag (FF) will go LOW, inhibiting further write operations, indicating that the device is full. If the read pointer is not moved after Reset (RS), the Full Flag (FF) will go LOW after 512 writes for the LCF201, 1024 writes for the L8C202, 2048 writes for the L8C203, and 4096 writes for the L8C204.

EF — Empty Flag

The Empty Flag (EF) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that the device is empty.

XO/HF — Expansion Out/Half-Full Flag

This is a dual-purpose output. In the Single Device Mode, when Expansion In (XI) is grounded, this output acts as an indication of a half-full memory.

After half of the memory is filled and at the falling edge of the next write operation, the Half-Full Flag (HF) will be set to LOW and will remain set until the difference between the write pointer and read pointer is less than or equal to one-half of the total memory of the device. The Half-Full Flag (HF) is then deasserted by the rising edge of the read operation.

In the Depth Expansion Mode, Expansion In (\overline{XI}) is connected to Expansion Out (\overline{XO}) of the previous device. This output acts as a signal to the next device in the daisy chain by providing a pulse to the next device when the previous device reaches the last location of memory.

Q8-0 — Data Output

Data outputs for 9-bit wide data. This data is in a high impedance condition whenever Read Enable (\overline{R}) is in a HIGH state or the device is empty.

FIFO Products



512/1K/2K/4K x 9-bit Asynchronous FIFO

OPERATING MODES

Single Device Mode

A single FIFO may be used when the application requirements are for the number of words in a single device. The FIFOs are in a Single Device Configuration when the Expansion In (\overline{XI}) control input is grounded. In this mode the Half-Full Flag (\overline{HF}) , which is an active-low output, is the active function of the combination pin $\overline{XO}/\overline{HF}$.

Width Expansion Mode

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags (EF, FF, and HF) can be detected from any one device. Any word width can be attained by adding additional FIFOs. Flag detection is accomplished by monitoring the FF, EF, and HF signals on either (any) device used in the width expansion configuration. Do not connect any output signals together.

Depth Expansion (Daisy Chain) Mode

The FIFOs can easily be adapted to applications where the requirements are for greater than the number of words in a single device. Any depth can be attained by adding additional FIFOs. The FIFOs operates in the Depth Expansion configuration when the following conditions are met:

- The first device must be designated by grounding the First Load (FL) control input.
- 2. All other devices must have \overline{FL} in the HIGH state.
- The Expansion Out (XO) pin of each device must be tied to the Expansion In (XI) pin of the next device with the last device connecting back to the first.

- 4. External logic is needed to generate a composite Full Flag (FF) and Empty Flag (EF). This requires the ORing of all EFs and ORing of all FFs (i.e., all must be set to generate the correct composite FF or EF).
- The Retransmit (RT) function and Half-Full Flag (HF) are not available in the Depth Expansion Mode.

Bidirectional Mode

Applications which require data buffering between two systems (each system capable of read and write operations) can be achieved by pairing FIFOs. Care must be taken to assure that the appropriate flag is monitored by each system (i.e., \overline{FF} is monitored on the device when \overline{W} is used; \overline{EF} is monitored on the device when \overline{R} is used). Both Depth Expansion and Width Expansion may be used in this mode.

Data Flow-Through Modes

Two types of flow-through modes are permitted: a read flow-through and write flow-through mode. For the read flow-through mode, the FIFO permits the reading of a single word after writing one word data into an empty FIFO. The data is enabled on the bus in (tWHEH + tRLOV) ns after the rising edge of \overline{W} , called the first write edge, and it remains on the bus until the R line is raised from LOW-to-HIGH, after which the bus would go into a three-state mode after (tAHQZ) ns. The EF line would have a pulse showing temporary de-assertion and then would be asserted. During the period of time that \overline{R} is LOW, more words can be written to the FIFO (the subsequent writes after the first writeedge will de-assert the Empty Flag). However, the same word (written on the first write-edge) presented to the output bus as the read pointer, would

not be incremented when \overline{R} is LOW. On toggling \overline{R} , the other words that are written to the FIFO will appear on the output bus as in the read cycle timings.

In the write flow-through mode, the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The \overline{R} line causes the \overline{FF} to be de-asserted but the \overline{W} line, being LOW, causes it to be asserted again in anticipation of a new data word. On the rising edge of \overline{W} , the new word is loaded in the FIFO. The \overline{W} line must be toggled when FF is not asserted to write new data in the FIFO and to increment the write pointer. The user must be aware that there is no minimum value for tRLEL and tWLFL. These pulses may be slightly different during some operating conditions and lot variations.



Storage temperature	65°C to +150°C
Operating ambient temperature	
Vcc supply voltage with respect to ground	0.5 V to +7.0 V
Input signal with respect to ground	0.5 V to +7.0 V
Signal applied to high impedance output	–3.0 V to +7.0 V
Output current into low outputs	25 mA

OPERATING CONDITIONS To meet specified electrical and switching characteristics Mode Temperature Range (Ambient) Supply Voltage Active Operation, Commercial 0°C to +70°C 4.5 V ≤ Vcc ≤ 5.5 V Active Operation Industrial 40°C to +95°C 4.5 V ≤ Vcc ≤ 5.5 V				
Mode	Temperature Range (Ambient)	Supply Voltage		
Active Operation, Commercial	0°C to +70°C	$4.5 \text{ V} \le \text{V}CC \le 5.5 \text{ V}$		
Active Operation, Industrial	-40°C to +85°C	4.5 V ≤ V CC ≤ 5.5 V		

			L8C201/202/203/204				
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit	
V OH	Output High Voltage	V CC = 4.5 V, IOH = -2.0 mA	2.4			٧	
V OL	Output Low Voltage	V CC = 4.5 V, I OL = 8.0 mA			0.4	٧	
V iн	Input High Voltage		2.0		V cc +0.3	٧	
V 1L	Input Low Voltage	(Note 3)	-0.5		0.8	٧	
lix	Input Leakage Current	Ground ≤ VIN ≤ VCC	-1		+1	μΑ	
loz	Output Leakage Current	$\overline{R} \ge V$ IH, $GND \le V$ OUT $\le V$ CC	-10		+10	μA	
ICC2	Vcc Current, TTL Inactive	All Inputs = ViH MIN (Note 6)			15	mA	
Іссз	Vcc Current, CMOS Standby	All Inputs = Vcc (Note 12)			5	mA	
CIN	Input Capacitance	Ambient Temp = 25°C, V cc = 4.5 V			5	pF	
Соит	Output Capacitance	Test Frequency = 1 MHz (Note 9)			7	pF	


			L8C201/202/203/204-						
Symbol	Parameter	Test Condition	25	15	12	10	Unit		
ICC1	Vcc Current, Active	(Note 5)	100	120	150	180	mA		




512/1K/2K/4K x 9-bit Asynchronous FIFO

SWITCHING CHARACTERISTICS Over Operating Range

ASYNC	HRONOUS AND RESET TIMING (ns)	The second secon		nga sakanyoti	no attento agli na se	and Arrest		and the second	
				L8C2	01/20	2/203	3/204		
		2	5	15		1	12	1	0
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max
t RLRL	Read Cycle Time (MHz)	35		25		20		15	
t RLQV	Read Low to Output Valid (Access Time)		25		15		12		10
t RHRL	Read High to Read Low (Notes 8, 9)	10		10		8		5	
t RLRH	Read Low to End of Read Cycle (Notes 8, 9)	25		15		12		10	
t RHQV	Read High to Output Valid	5		5		5		5	
t RHQZ	Read High to Output High Z (Note 14)		20		15		15		15
twLwL	Write Cycle Time (Note 9)	35		25		20		15	
twLwH	Write Low to Write High (Notes 8, 9)	25		15		12		10	
twhwl	Write High to End of Write Cycle (Notes 8, 9)	10		10		8		5	
tovwh	Data Valid to Write High (Notes 8, 9)	15		10		8		8	
twndx	Write High to Data Change (Notes 8, 9)	0		0		0		0	
t SLSH	Reset Cycle Time (Notes 9, 10)	25		15		12		10	
tslwl	Reset Low to Write Low (Notes 9, 10)	35		25		20		15	
twnsh	Write High to Reset High (Notes 9, 10)	25		15		12		10	
t RHSH	Read High to Reset High (Notes 9, 10)	25		15		12		10	
tshwl	Reset High to Write Low (Notes 9, 10)	10		10		8		5	
tSLEL	Reset Low to Empty Flag Low		25		15		12		10
tslhh	Reset Low to Half-Full Flag High		25		15		12		10
tslfh	Reset Low to Full Flag High		25		15		12		10






FIFO Products





512/1K/2K/4K x 9-bit Asynchronous FIFO

SWITCHING CHARACTERISTICS Over Operating Range

		L8C201/202/203/204-								
		25		15		12		1	0	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	
t RLQV	Read Low to Output Valid (Access Time)		25		15		12		10	
t RLEL	Read Low to Empty Flag Low		25		15		12		10	
t RHFH	Read High to Full Flag High		25		15		12		10	
twheh	Write High to Empty Flag High		25		15		12		10	
twlfl	Write Low to Full Flag Low		25		15		12		10	
t TLAL	Retransmit Cycle Time	35		25		20		15		
t TLTH	Retransmit Low to End of Retransmit Cycle (Notes 8, 9, 10)	25		15		12		10		
t AHTH	Read/Write High to Retransmit High (Notes 8, 9, 10)	25		15		12		10		
t THAL	Retransmit High to Read/Write Low (Note 9)	10		10		8		5		









FIFO Products




512/1K/2K/4K x 9-bit Asynchronous FIFO

FULL/H	ALF-FULL/EMPTY FLAG TIMING (ns)	on in a substitution of the case of the ca				2500	-			
		L8C201/202/203/204-								
		25		15		12		1	0	
	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	
t RHFH	Read High to Full Flag High		25		15		12		10	
t EHRH	Read Pulse Width After Empty Flag High	25		15		12		10		
trhhh	Read High to Half-Full Flag High		25		15		12		10	
twheh	Write High to Empty Flag High		25		15		12		10	
twlhl	Write Low to Half-Full Flag Low		25		15		12		10	
t FHWH	Write Pulse Width After Full Flag High (Note 9)	25		15		12		10		











512/1K/2K/4K x 9-bit Asynchronous FIFO

EXPAN	SION TIMING (ns)										
		L8C201/202/203/204-									
		2	25		15		12		0		
- J	Parameter	Min	Max	Min	Max	Min	Max	Min	Max		
t ALOL	Read/Write to Expansion Out Low (Note 11)		25		15		12		12		
t AHOH	Read/Write to Expansion Out High (Note 11)		25		15		12		12		
txLXH	Expansion In Pulse Width (Notes 9, 11)	25		15		12		10			
t XHXL	Expansion In High to Expansion In Low (Notes 9, 11)	10		10		10		10			
t ALXL	Read/Write Low to Expansion In Low (Notes 9, 11)	15		12		8		8			









512/1K/2K/4K x 9-bit Asynchronous FIFO

		L8C201/202/203/204-								
		2	5	15		12		1	0	
Symbol	Parameter	Min	Max	Min	Min Max		Max	Min	Max	
t RLEL	Read Low to Empty Flag Low		25		15		12		10	
t EHRH	Read Pulse Width After Empty Flag High	25		15		12		10		
twheh	Write High to Empty Flag High		25		15		12		10	
t RLQV	Read Low to Output Valid		25		15		12		10	
t RHFH	Read High to Full Flag High		25		15		12		10	
twlfl	Write Low to Full Flag Low		25		15		12		10	
t FHWH	Write Pulse Width After Full Flag High	25		15		12		10		
tovwh	Data Valid to Write High	15		10		8		8		
twhox	Write High to Data Change	0		0		0		0		








TABLE 1. RESE	T AND	RETRA	NSMIT	(Single Device Configuration	WIDTH EXPANSION MODE)			
		NPUTS	3	INTERNA	L STATUS	0	UTPU	TS
MODE	RS	RT	ΧĪ	Read Pointer	Write Pointer	EF	FF	HF
Reset	0	Х	0	Location Zero	Location Zero	0	1	1
Retransmit	1	0	0	Location Zero	Unchanged	×	Х	Х
Read/Write	1	1	0	Increment	Increment	X	Х	Х

TABLE 2. RESET	AND	FIRST	LOAD	TRUTH TABLE (DEPTH EXPANS	GION/COMPOUND EXPANSION MODE,		
	ı	NPUTS	3	INTERNAL	STATUS	OUT	PUTS
MODE	RS	RT	ΧĪ	Read Pointer	Write Pointer	EF	FF
Reset First Device	0	0	(1)	Location Zero	Location Zero	0	1
Reset All Others	0	1	(1)	Location Zero Disabled	Location Zero Disabled	0	1
Read/Write	1	(2)	(1)	×	×	X	Х

⁽¹⁾ See Figure 1 (Depth Expansion Block Diagram) (2) Unchanged




512/1K/2K/4K x 9-bit Asynchronous FIFO


NOTES


- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at –0.6 V. A current in excess of 100 mA is required to reach –2 V. The device can withstand indefinite operation with inputs as low as–3 V subject only to power dissipation and bond wire fusing constraints.
- 4. "Typical" supply current values are not shown but may be approximated. At a VCC of +5.0 V, an ambient temperature of +25°C and with nominal manufacturing parameters, the operating supply currents will be approximately 3/4 or less of the maximum values shown.
- 5. Tested with outputs open and data inputs changing at the specified read and write cycle rate. The device is neither full or empty for the test.
- 6. Tested with outputs open in the worst static input control signal combination (i.e., W, R, XI, FL, and RS).
- 7. These parameters are guaranteed but not 100% tested.
- 8. Test conditions assume input transition times of 5 ns or less, reference levels of 1.5 V, output loading for specified IOL and IOH plus 30 pF (Fig. 2a), and input pulse levels of 0 to 3.0 V (Fig. 3).
- 9. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tRLRH is specified as a minimum since the external system must supply at least that much time to meet the worst-case require-

ments of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

- 10. When cascading devices, the reset pulse width must be increased to equal tslsh + tslhh.
- 11. It is not recommended that Logic Devices and other vendor parts be cascaded together. The parts are designed to be pinfor-pin compatible but temperature and voltage compensation may vary from vendor to vendor. Logic Devices can only guarantee the cascading of Logic Devices parts to other Logic Devices parts.
- 12. Tested with output open and $\overline{RS} = \overline{FL}$ = $\overline{XI} = \overline{R} = \overline{W} = VCC$.
- 13. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
- 14. Transition is measured ±200 mV from steady state voltage with specified loading in Fig. 2b. This parameter is sampled and not 100% tested.
- 15. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A 0.01 μF high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.










28-nin	— 0.3" wide	28-nin — 0 6" wide	
28-pin	— 0.3" wide W 1 28 Vcc D8 2 27 D4 D3 3 26 D5 D2 4 25 D6 D1 5 24 D7 D0 6 23 FL/RT XI 7 22 RS FF 8 21 EF Q0 9 20 XO/HF Q1 10 19 Q7 Q2 11 18 Q6 Q3 12 17 Q5 Q8 13 16 Q4 GND 14 15 R	28-pin — 0.6" wide	
ed	Plastic DIP (P10)	Plastic DIP (P9)	
0°C to	(P10) +70°C — Commercial Screening	(P9)	
0°C to	(P10) +70°C — COMMERCIAL SCREENING L8C201PC25	(P9) L8C201NC25	
0°C to	(P10) +70°C — COMMERCIAL SCREENING L8C201PC25 L8C201PC15	L8C201NC25 L8C201NC15	
0°C to	(P10) +70°C — COMMERCIAL SCREENING L8C201PC25 L8C201PC15 L8C201PC12	L8C201NC25 L8C201NC15 L8C201NC12	
O°C to	(P10) +70°C — COMMERCIAL SCREENING L8C201PC25 L8C201PC15 L8C201PC12 L8C201PC10	L8C201NC25 L8C201NC15	
0°C to	(P10) +70°C — COMMERCIAL SCREENING L8C201PC25 L8C201PC15 L8C201PC12 L8C201PC10 0 +85°C — COMMERCIAL SCREENING	(P9) L8C201NC25 L8C201NC15 L8C201NC12 L8C201NC10	
0°C to	(P10) +70°C — COMMERCIAL SCREENING L8C201PC25 L8C201PC15 L8C201PC12 L8C201PC10 0 +85°C — COMMERCIAL SCREENING L8C201PI25	L8C201NC25 L8C201NC15 L8C201NC12 L8C201NC10 L8C201NC10	
0°C to	(P10) +70°C — COMMERCIAL SCREENING L8C201PC25 L8C201PC15 L8C201PC12 L8C201PC10 0 +85°C — COMMERCIAL SCREENING	(P9) L8C201NC25 L8C201NC15 L8C201NC12 L8C201NC10	






Speed	Plastic J-Lead Chip Carrier (J6)	
	0°C to +70°C — COMMERCIAL SCREENING	
25 ns	L8C201JC25	
15 ns	L8C201JC15	
12 ns	L8C201JC12	
10 ns	L8C201JC10	
eta Osassa	-40°C to +85°C — COMMERCIAL SCREENING	
25 ns	L8C201JI25	
15 ns	L8C201JI15	
12 ns	L8C201JI12	
10 ns	L8C201JI10	



	28-pin — 0.3" wide	28-pin — 0.6" wide	
	W 1 28 Vcc D8 1 2 27 D4 D3 1 3 26 D5 D6 D2 1 4 25 D6 D7 D6 D1 1 5 24 D7 D7 D0 1 EF RS FF RS FF RS FF RS FF RS FF RS TO/HF Q0 HF Q0 Q0 PR Q0 Q0	W □ 1 28 □ Vcc D8 □ 2 27 □ D4 D3 □ 3 26 □ D5 D2 □ 4 25 □ D6 D1 □ 5 24 □ D7 D0 □ 6 23 □ FURT XI □ 7 22 □ RS FF □ 8 21 □ EF Q0 □ 9 20 □ XO/HF Q1 □ 10 □ 19 □ Q7 Q2 □ 11 □ 18 □ Q6 Q3 □ 12 □ 17 □ Q5 Q8 □ 13 □ 16 □ Q4 GND □ 14 □ 15 □ R	
eed	Plastic DIP (P10)	Plastic DIP (P9)	
	(P10) 0°C to +70°C — Commercial Screening	(P9)	
ns	(P10) 0°C to +70°C — COMMERCIAL SCREENING L8C202PC25	(P9) L8C202NC25	
ns ns	(P10) 0°C to +70°C — Commercial Screening	(P9)	
ns ns ns	(P10) 0°C to +70°C — COMMERCIAL SCREENING L8C202PC25 L8C202PC15	(P9) L8C202NC25 L8C202NC15	
ns ns ns	(P10) 0°C to +70°C — COMMERCIAL SCREENING L8C202PC25 L8C202PC15 L8C202PC12	L8C202NC25 L8C202NC15 L8C202NC12	
ns ns ns ns	(P10) 0°C to +70°C — COMMERCIAL SCREENING L8C202PC25 L8C202PC15 L8C202PC12 L8C202PC10 -40°C to +85°C — COMMERCIAL SCREENING L8C202PI25	L8C202NC25 L8C202NC15 L8C202NC12 L8C202NC10 L8C202NC10	
	(P10) 0°C to +70°C — COMMERCIAL SCREENING L8C202PC25 L8C202PC15 L8C202PC12 L8C202PC10 -40°C to +85°C — COMMERCIAL SCREENING	L8C202NC25 L8C202NC15 L8C202NC12 L8C202NC10	








28-pin — 0.3" wide		28-pin — 0.6" wide	
W [1] D8 [2] D3 [3] D2 [4] D1 [5] D0 [6] XI [7] FF [8] Q0 [9] Q1 [10] Q2 [11] Q3 [12] Q8 [13] GND [14]	28 VCC 27 D4 26 D5 25 D6 24 D7 23 FL/RT 22 RS 21 EF 20 XO/HF 19 Q7 18 Q6 17 Q5 16 Q4 15 R	W □ 1	
Plasti ed (P1		Plastic DIP (P9)	
0°C to +70°C — COMMERCIA			
L8C203		L8C203NC25	
ns L8C203		L8C203NC15 L8C203NC12	
L8C203		L8C203NC10	
-40°C to +85°C — COMMERC	CIAL SCREENING		
ns L8C20	3PI25	L8C203NI25	
20020		L8C203NI15	
L8C20		L8C203NI12	








W 1 28) Vcc D8 2 27) D4 D3 3 26) D5 D2 1 4 25) D6 D1 1 5 24) D7 D0 1 6 23) FL/ATI XI 1 7 22) RS FF 1 8 21) EF Q0 1 9 20) XO/HF Q1 1 10 19 Q7 Q2 11 18 Q6 Q3 1 12 17 Q5 Q8 13 16 Q4 GND 14 15) R
Plastic DIP (P9)
L8C204NC25
L8C204NC15 L8C204NC12
L8C204NC10
L8C204NI25
L8C204NI15
L8C204NI12





Plastic J-Lead Chip Carrier (J6)	
0°C to +70°C — COMMERCIAL SCREENING	
L8C204JC25	
L8C204JC15	
L8C204JC12	
L8C204JC10	
-40°C to +85°C — COMMERCIAL SCREENING	
L8C204JI25	
L8C204JI15	
L8C204JI12	
L8C204JI10	
	(J6) O°C to +70°C — COMMERCIAL SCREENING L8C204JC15 L8C204JC12 L8C204JC10 -40°C to +85°C — COMMERCIAL SCREENING L8C204JI25 L8C204JI15 L8C204JI15 L8C204JI12





L8C211/221/231/241

512/1K/2K/4K x 9-bit Synchronous FIFO

FEATURES

- ☐ First-In/First-Out (FIFO) using Dual-Port Memory
- ☐ Write and Read Clocks can be synchronous or asynchronous
- ☐ Advanced CMOS Technology
- ☐ High Speed to 15 ns Cycle Time
- ☐ Empty and Full Warning Flags
- ☐ Programmable Almost-Empty and Almost-Full Warning Flags
- ☐ Plug Compatible with IDT722x1
- ☐ Package Styles Available:
 - 32-pin Plastic LCC, J-Lead

DESCRIPTION

The L8C211, L8C221, L8C231, and L8C241 are synchronous dual-port First-In/First-Out (FIFO) memories. The FIFO memory products are organized as:

L8C211 - 512 x 9-bit

L8C221 - 1024 x 9-bit


L8C231 — 2048 x 9-bit

L8C241 — 4096 x 9-bit

Each device utilizes a special algorithm that loads and empties data on a first-in/first-out basis. Full and Empty Flags are provided to prevent data overflow and underflow. Programmable Almost Full and Almost Empty Flags are provided and may be programmed to trigger at any position in the memory array.

The read and write operations are internally sequential through the use of ring pointers. No address information is required to load and unload data. Data present at the input port is written to the FIFO if the Write Clock is pulsed when the device is enabled for writing. Data is read from the FIFO if the Read Clock is pulsed when the device is enabled for reading. Multiple FIFOs can be connected together to expand the word width and depth.

These FIFOs are designed to have the fastest data access possible. Even in lower cycle time applications, faster access time can eliminate timing bottlenecks as well as leave enough margin to allow the use of the devices without external bus drivers.



FIFO Products



512/1K/2K/4K x 9-bit Synchronous FIFO

SIGNAL DEFINITIONS

Power

Vcc and GND

+5 V power supply. All pins must be connected.

Clocks

WCLK — Write Clock

Data present on D8-0 is written into the FIFO on the rising edge of WCLK when the FIFO is configured for writing. The Full Flag (FF) and the Programmable Almost-Full Flag (PAF) are synchronized to the rising edge of WCLK.

RCLK - Read Clock

Data is read from the FIFO and presented on the output port (Q8-0) after tD has elapsed from the rising edge of RCLK if the FIFO is configured for reading and if the output port is enabled. The Empty Flag (EF) and the Programmable Almost-Empty Flag (PAE) are synchronized to the rising edge of RCLK. The Write and Read Clocks can be tied together and driven by the same external clock or they may be controlled by seperate external clocks.

Inputs

RS — Reset

A reset occurs when $\overline{\text{RS}}$ is set LOW. A reset is required after power-up before a write operation can take place. During reset, the internal read and write pointers are set to the first physical location, the output register is initialized to zero, the offset registers are initialized to their default values (0007H), the Empty Flag ($\overline{\text{EF}}$) and Programmable Almost-Empty Flag ($\overline{\text{PAE}}$) are set LOW, the Full Flag ($\overline{\text{PAE}}$) are set HIGH, and the WEN2/ $\overline{\text{LD}}$ signal is configured.

WEN1 — Write Enable 1

If the FIFO is configured to allow loading of the offset registers, $\overline{WEN1}$ is the only write enable. If $\overline{WEN1}$ is LOW, data on D8-0 is written to the FIFO on the rising edge of WCLK. If $\overline{WEN1}$ and \overline{LD} are LOW, data on D8-0 is written to the programmable offset registers as defined in the WEN2/ \overline{LD} section. If the FIFO is configured to have two write enables, data on D8-0 is written to the FIFO on the rising edge of WCLK if $\overline{WEN1}$ is LOW and WEN2 is HIGH. When the FIFO is full, $\overline{WEN1}$ is ignored except when loading the offset registers.

 $WEN2/\overline{LD}$ — Write Enable 2/Load

The function of this signal is defined during reset. If during reset WEN2/ $\overline{\text{LD}}$ is HIGH, this signal functions as a second write enable (WEN2). WEN2 is used when depth expansion is needed (see Depth Expansion Mode Section). If during reset WEN2/ $\overline{\text{LD}}$ is LOW, this signal functions as an offset register load/read control. When WEN2/ $\overline{\text{LD}}$ is configured to be a write enable, data on D8-0 is written to the FIFO on the rising edge of WCLK if $\overline{\text{WEN1}}$ is LOW and WEN2 is HIGH. When the FIFO is full, WEN2 is ignored.

FIGURE 1. OFFSET REGISTERS

L	L8C211 OFFSET REGISTERS											
8 7 6 5 4 3 2 1 0												
PAE LSB	Х	E7	E6	E5	E4	Ез	E2	E1	Εo			
PAE MSB	Х	Х	Х	Х	Х	Х	Х	Х	E8			
PAF LSB	Х	F7	F6	F5	F4	F3	F2	F1	Fo			
PAF MSB	Х	Х	Х	Х	Х	Х	Х	Х	F8			

L	BC22	1 OF	FSE	T RE	GIST	ERS					
8 7 6 5 4 3 2 1 0											
PAE LSB	Х	E7	E6	E5	E4	Ез	E2	E1	Εo		
PAE MSB	Х	Х	Х	Х	Х	Х	Х	E9	E8		
PAF LSB	Х	F7	F6	F5	F4	F3	F2	F1	Fo		
PAF MSB	Χ	Х	Х	Х	X	Х	Χ	F9	F8		

L	BC23	1 OF	FSE	TRE	GIST	ERS	5			
8 7 6 5 4 3 2 1										
PAE LSB	Х	E7	E6	E ₅	E4	Ез	E2	E1	E0	
PAE MSB	Х	Х	Х	Х	Х	Х	E10	E9	E8	
PAF LSB	Х	F7	F6	F ₅	F4	F3	F2	F1	Fo	
PAF MSB	Х	Х	Х	Χ	Χ	Х	F10	F9	F8	

L	L8C241 OFFSET REGISTERS												
	8	7	6	5	4	3	2	1	0				
PAE LSB	Х	E7	E6	E5	E4	Ез	E2	E1	E ₀				
PAE MSB	Х	Х	Х	Х	Х	E11	E10	E9	E8				
PAF LSB	Х	F7	F6	F5	F4	F3	F2	F1	Fo				
PAF MSB	Х	Х	Х	Х	X X F11 F10 F9		F8						

Eo/Fo are the least significant bits.

X = Don't Care.



512/1K/2K/4K x 9-bit Synchronous FIFO

When WEN2/LD is configured to be an offset register load/read control, it is possible to write to or read from the offset registers. The values stored in the offset registers determine how the Programmable Almost-Empty (PAE) and Programmable Almost-Full (PAF) Flags operate (see PAE and PAF sections). There are four 9-bit offset registers. Two are used to control the Programmable Almost-Empty Flag and two are used to control the Programmable Almost-Full Flag (see Figure 1). Data on D8-0 is written to an offset register on the rising edge of WCLK if \overline{LD} and $\overline{WEN_1}$ are LOW. After reset, data is written to the offset registers in the following order: PAE LSB, PAE MSB, PAF LSB, PAF MSB. After the PAF MSB register has been loaded, the sequence repeats starting with the PAE LSB register. If register loading is stopped, the next register in sequence will be loaded when the next register write occurs. If LD, REN1, and REN2 are LOW, data is read from an offset register and presented on Q8-0 (if the output port is enabled) after tD has elapsed from the rising edge of RCLK. The offset registers are read in the same order they are written to. It is not possible to read from and write to the offset registers at the same time.

REN1, REN2 — Read Enables 1 and 2

Data is read from the FIFO and presented on Q8-0 after tD has elapsed from the rising edge of RCLK if REN1 and REN2 are LOW and if the output port is enabled. If either Read Enable goes HIGH, the last value loaded in the output register will remain unchanged. The Read Enable signals are ignored when the FIFO is empty.

D8-0 - Data Input

D8-0 is the 9-bit registered data input port.

OE — Output Enable

When \overline{OE} is LOW, the output port (Q8-0) is enabled for output. When \overline{OE} is HIGH, Q8-0 is placed in a high-impedance state. The flag outputs are not affected by \overline{OE} .

Outputs

Q8-0 — Data Output

Q8-0 is the 9-bit registered data output port.

FF — Full Flag

The Full Flag goes LOW when the FIFO is full of data. When FF is LOW, the FIFO can not be written to. The Full Flag is synchronized to the rising edge of WCLK.

EF — Empty Flag

The Empty Flag goes LOW when the read pointer is equal to the write pointer, indicating that the FIFO is empty. When $\overline{\text{EF}}$ is LOW, read operations can not be performed. The Empty Flag is synchronized to the rising edge of RCLK.

PAF — Programmable Almost-Full Flag

PAF goes LOW when the write pointer is (Full – N) locations ahead of the read pointer. N is the value stored in the PAF offset register and has a default value of 7. PAF is synchronized to the rising edge of WCLK.

PAE — Programmable Almost-Empty Flag

 $\overline{\text{PAE}}$ goes HIGH when the write pointer is (N + 1) locations ahead of the read pointer. N is the value stored in the $\overline{\text{PAE}}$ offset register and has a default value of 7. $\overline{\text{PAE}}$ is synchronized to the rising edge of RCLK.

OPERATING MODES

Single Device Mode

A single FIFO may be used when the application requirements are for the number of words in a single device.

Width Expansion Mode

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Any word width can be attained by adding the appropriate number of FIFOs. Status flags can be monitored from any one of the devices.

Depth Expansion Mode

The FIFOs can easily be adapted to applications where the requirements are for greater than the number of words in a single device. If the FIFOs are configured to use WEN2 and external logic is used to direct the flow of data into the cascaded FIFOs, depth expansion can be accomplished.



512/1K/2K/4K x 9-bit Synchronous FIFO

XIMUM RATINGS Above which useful life may be impaired (Notes 1, 2	
Storage temperature	55°C to +125°C
Operating ambient temperature	0°C to +70°C
VCC supply voltage with respect to ground	0.5 V to +7.0 V
Input signal with respect to ground	
Signal applied to high impedance output	0.5 V to +7.0 V
Output current into low outputs	50 m <i>A</i>

-40°C to +85°C

OPERATING CONDITIONS To meet spe	cified electrical and switching characteri	istics
Mode	Temperature Range (Ambient)	Supply Voltage
Active Operation, Commercial	0°C to +70°C	4.5 V ≤ V CC ≤ 5.5 V

Active Operation, Commercial
Active Operation, Industrial


 $4.5 \text{ V} \le \text{V}CC \le 5.5 \text{ V}$ $4.5 \text{ V} \le \text{V}CC \le 5.5 \text{ V}$

			L8C211/221/231/241					
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit		
V OH	Output High Voltage	Vcc = 4.5 V, IoH = −2.0 mA	2.4			٧		
V OL	Output Low Voltage	V CC = 4.5 V, I OL = 8.0 mA			0.4	V		
V iH	Input High Voltage		2.0			٧		
V il	Input Low Voltage				0.8	V		
lix	Input Leakage Current	Ground ≤ VIN ≤ VCC	-1		+1	μΑ		
loz	Output Leakage Current	Ground ≤ V OUT ≤ V CC	-10		+10	μA		
ICC1	Vcc Current, Active				90	mA		
CIN	Input Capacitance	Ambient Temp = 25°C, V cc = 4.5 V			10	pF		
Соит	Output Capacitance	Test Frequency = 1 MHz			10	pF		



512/1K/2K/4K x 9-bit Synchronous FIFO


RESET	RESET TIMING Notes 3, 4, 5 (ns)											
		L8C211/221/231/241-										
	Parameter	5	50		5	2	20		15			
Symbol		Min	Max	Min	Max	Min	Max	Min	Max			
trs	Reset Pulse Width	50		25		20		15				
trss	Reset Setup Time	50		25		20		15				
trsf	Reset to Flag and Output Valid		50		25		20		15			





512/1K/2K/4K x 9-bit Synchronous FIFO

WRITE	CYCLE TIMING Notes 3, 4, 6 (ns)											
	·	L8C211/221/231/241-										
		50		25		20		1	5			
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max			
tcyc	Cycle Time	50		25		20		15				
t PWH	Clock Pulse Width HIGH	20		10		8		6				
t PWL	Clock Pulse Width LOW	20		10		8		6				
tos	Data Setup Time	10		6		5		4				
t DH	Data Hold Time	1		1		1		1				
tens	Enable Setup Time	10		6		5		4				
t ENH	Enable Hold Time	1		1		1		1				
twff	Write Clock to Full Flag		25		15		12		10			
tskew1	Skew Time Between Read and Write Clocks for Empty and Full Flags	15		10		8		6				






512/1K/2K/4K x 9-bit Synchronous FIFO

SWITCHING CHARACTERISTICS Over Operating Range

READ (CYCLE TIMING Notes 3, 4, 9 (ns)						e en de se	and the second				
		L8C211/221/231/241-										
		5	50		5	2	20		5			
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max			
tcyc	Cycle Time	50		25		20		15				
t PWH	Clock Pulse Width HIGH	20		10		8		6				
t PWL	Clock Pulse Width LOW	20		10		8		6				
t D	Output Delay	3	25	3	15	2	12	2	10			
tENS	Enable Setup Time	10		6		5		4				
tenh	Enable Hold Time	1		1		1		1				
t OE	Output Enable to Output Valid	3	25	3	13	3	10	3	8			
tolz	Output Enable to Output in Low Impedance (Notes 7, 8)	0		0		0		0				
t onz	Output Enable to Output in High Impedance (Notes 7, 8)	3	25	3	13	3	10	3	8			
tref	Read Clock to Empty Flag		25		15		12		10			
tskew1	Skew Time Between Read and Write Clocks for Empty and Full Flags	15		10		8		6				




7-29



512/1K/2K/4K x 9-bit Synchronous FIFO


	·	L8C211/221/231/241-							
		5	0	2	5	20		1	5
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max
tcyc	Cycle Time	50		25		20		15	
t PWH	Clock Pulse Width HIGH	20		10		8		6	
t PWL	Clock Pulse Width LOW	20		10		8		6	
t D	Output Delay	3	25	3	15	2	12	2	10
tos	Data Setup Time	10		6		5		4	
t DH	Data Hold Time	1		1		1		1	-
toe	Output Enable to Output Valid	3	25	3	13	3	10	3	8
tolz	Output Enable to Output in Low Impedance (Notes 7, 8)	0		0		0		0	
t REF	Read Clock to Empty Flag		25		15		12		10
tskew1	Skew Time Between Read and Write Clocks for Empty and Full Flags	15		10		8		6	






512/1K/2K/4K x 9-bit Synchronous FIFO


			L8C211/221/231/241-								
		5	0	2	5	20		1	15		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max		
tcyc	Cycle Time	50		25		20		15			
t PWH	Clock Pulse Width HIGH	20		10		8		6			
t PWL	Clock Pulse Width LOW	20		10		8		6			
t D	Output Delay	3	25	3	15	2	12	2	10		
tos	Data Setup Time	10		6		5		4			
t DH	Data Hold Time	1		1		1		1			
t ENS	Enable Setup Time	10		6		5		4			
t ENH	Enable Hold Time	1		1		1		1			
twff	Write Clock to Full Flag		25		15		12		10		
tskew1	Skew Time Between Read and Write Clocks for Empty and Full Flags	15		10		8		6			



512/1K/2K/4K x 9-bit Synchronous FIFO

PROGR	AMMABLE ALMOST-EMPTY/FULL FLAG TIMING Notes 3, 4 (n	s)							
		L8C211/221/231/241-							
		5	50 25 20				20	15	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max
tcyc	Cycle Time	50		25		20		15	
t PWH	Clock Pulse Width HIGH	20		10		8		6	
t PWL	Clock Pulse Width LOW	20		10		8		6	
t ENS	Enable Setup Time	10		6		5		4	
t ENH	Enable Hold Time	1		1		1		1	
t PAF	Write Clock to Programmable Almost-Full Flag		25		15		12		10
t PAE	Read Clock to Programmable Almost-Empty Flag		25		15		12		10
tskew2	Skew Time Between Read/Write Clocks for Almost-Empty/Full Flags	30		20		18		15	









512/1K/2K/4K x 9-bit Synchronous FIFO

WRITE/READ OFFSET REGISTER TIMING Notes 3, 4 (ns)									
		L8C211/221/231/241-							
		5	50 25				20		5
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max
tcyc	Cycle Time	50		25		20		15	
t PWH	Clock Pulse Width HIGH	20		10		8		6	
t PWL	Clock Pulse Width LOW	20		10		8		6	
t D	Output Delay	3	25	3	15	2	12	2	10
tos	Data Setup Time	10		6		5		4	
t DH	Data Hold Time	1		1		1		1	
tens	Enable Setup Time	10		6		5		4	
tenh	Enable Hold Time	1		1		1		1	
t OE	Output Enable to Output Valid	3	25	3	13	3	10	3	8
tolz	Output Enable to Output in Low Impedance (Notes 7, 8)	0		0		0		0	






512/1K/2K/4K x 9-bit Synchronous FIFO


NOTES

- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. Test conditions assume input transition times of 5 ns or less, reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V (Fig. 2).
- 4. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tDS is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 5. The Read and Write Clocks can be free-running during reset.
- 6. tskew1 is the minimum time between the rising edge of RCLK and the rising edge of WCLK for a Full Flag transition to occur in that clock cycle. If tskew1 is not satisfied, a Full Flag transition may not occur until the next rising WCLK edge.
- 7. These parameters are guaranteed but not 100% tested
- 8. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
- 9. tskew1 is the minimum time between the rising edge of WCLK and the rising edge of RCLK for an Empty Flag transition to occur in that clock cycle. If tskew1 is not satisfied, an Empty Flag transition may not occur until the next rising RCLK edge.

- 10. tSKEW2 is the minimum time between the rising edge of WCLK and the rising edge of RCLK to guarantee that the Programmable Almost-Empty Flag will make a transition to HIGH during that clock cycle. If tSKEW2 is not satisfied, the Programmable Almost-Empty Flag may not make the transition to HIGH until the next rising edge of RCLK.
- 11. tSKEW2 is the minimum time between the rising edge of RCLK and the rising edge of WCLK to guarantee that the Programmable Almost-Full Flag will make a transition to HIGH during that clock cycle. If tSKEW2 is not satisfied, the Programmable Almost-Full Flag may not make the transition to HIGH until the next rising edge of WCLK.
- 12. It is not recommended that Logic Devices and other vendor parts be cascaded together. The parts are designed to be pinfor-pin compatible but temperature and voltage compensation may vary from vendor to vendor. Logic Devices can only guarantee the cascading of Logic Devices parts to other Logic Devices parts.
- 13. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A 0.01 μF high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.









Speed	Plastic J-Lead Chip Carrier (J6)
	0°C to +70°C — Commercial Screening
50 ns	L8C211JC50
25 ns	L8C211JC25
20 ns	L8C211JC20
15 ns	L8C211JC15
	-40°C to +85°C — Commercial Screening
50 ns	L8C211JI50
25 ns	L8C211JI25
20 ns	L8C211JI20
15 ns	L8C211JI15






Speed	Plastic J-Lead Chip Carrier (J6)
	0°C to +70°C — Commercial Screening
50 ns	L8C221JC50
25 ns	L8C221JC25
20 ns	L8C221JC20
15 ns	L8C221JC15
	-40°C to +85°C — Commercial Screening
50 ns	L8C221JI50
25 ns	L8C221JI25
20 ns	L8C221Jl20
15 ns	L8C221JI15





Plastic J-Lead Chip Carrier (J6)
0°C to +70°C — Commercial Screening
L8C231JC50
L8C231JC25
L8C231JC20
L8C231JC15
-40°C to +85°C — Commercial Screening
L8C231JI50
L8C231JI25
L8C231JI20
L8C231JI15







	nation	ori	Inf	ring	rde
2	RAMs	tic	Sta	6K	1
3	RAMs	tic	Sta	4K	(

256K	Static	RAMs	4
------	--------	------	---

1M Static RAMs



O



Quality and Reliability

Technology and Design Features

Package Information

Product Listing

Sales Offices



Quality and Reliability



Copies of the LOGIC Devices "Quality Assurance Program Manual" and "Reliability Manual" may be obtained from LOGIC Devices by contacting our applications group at (408) 737-3346 between 8:00 AM and 6:00 PM Pacific time, Monday through Friday.





Ordering Information

16K Static RAMs 2

64K Static RAMs

256K Static RAMs

1M Static RAMs

Special Architecture Static RAMs

FIFO Products

9

Quality and Reliability

Technology and Design Features

Package Information

Product Listing

Sales Offices



		_
echnology and Design Features		
	J	

ΓΕ	CHNOLOGY AND DESIGN FEATURES	9-1	ı
	Latchup and ESD Protection	9-3	3
	Power Dissipation in LOGIC Devices Products	9-7	7





Latchup and ESD Protection

Latchup is a destructive phenomenon which was once common in CMOS circuits but has now been largely eliminated by improved circuit design techniques. Latchup takes place because of the existence in CMOS of an inherent PNPN or NPNP structure between VCC and ground. Either of these two can form a pair of transistors connected so as to form a positive feedback loop, with the collector of one transistor driving the base of the other. The result is a low-impedance path from VCC to ground, which cannot be interrupted except by the removal of power. This condition can be destructive if the area involved is sufficiently large to dissipate excessive power. One example of the formation of such a structure is shown in Figure 1. The equivalent circuit is shown in Figure 2.

As shown in Figure 1, the N+ regions which form the source and drain of an N-channel MOS transistor also act as the emitters of a parasitic NPN transistor. The P-well forms the base region and the N-substrate is the collector. The current gain of this transistor is relatively high because it is formed vertically and therefore the base width is quite small. This is especially true of fine-geometry CMOS processes which tend to have very shallow wells to reduce sidewall capacitance. The P+ region in the well is called a "well tap" and is present to form a low-resistance connection between the well and ground. The source region cannot serve this function because it forms a diode between the N+ source and the P-well.

Also shown in Figure 1 is an additional parasitic PNP transistor. The source and drain regions of the P-channel MOS device form the emitters, the N-substrate is the base, and the P-well is the collector. This

transistor is a PNP, and generally has a beta (β) much less than 1 since it is formed laterally and the gate region is relatively large. Like the vertical NPN, it can have multiple emitters. The N+ region tied to VCC in the substrate functions similarly to the well tap discussed above.

Note that the base of the NPN and the collector of the PNP are a common region (the P-well), and similarly the base of the PNP and the collector of the NPN are common (the N-substrate). Thus, the PNPN structure necessary for latchup is formed. Also, due to the the physical distance between the well and substrate taps and the base regions which they attempt to contact, a small resistance exists between the base regions and their respective well taps, denoted Rs (substrate) and Rw (well).

Latchup begins when a perturbation causes one of the bipolar transistors to turn on. An example would be excursion of the output pad below ground or above VCC due to transmission-line ringing. If the pad goes more than 0.7 V below ground, the NPN will turn on since its base is at approximately ground potential. The NPN's collector current will cause a voltage drop across RS, the bulk substrate resistance. This voltage drop turns on the PNP.

The PNP transistor's collector current forces a similar voltage drop across RW, the well resistance. This raises the base voltage of the NPN above ground and can cause the NPN to continue to conduct even after the output pad returns to a normal voltage range. In this case, the current path shifts to the grounded emitter.

Note that any effect which can cause a transient turn-on of either transistor can cause the latchup process. Common causes include:


- 1. Ringing of unprotected I/O pins outside the ground to VCC region.
- Radiation-induced carriers generated in the base of the bipolar transistors.
- Hot-powerup of the device, with inputs driven HIGH before VCC is applied.
- 4. Electrostatic discharge.


PROTECTING AGAINST LATCHUP

Latchup, while once a severe problem for CMOS, is now a relatively wellunderstood phenomenon. In order for latchup to occur, the product of the current gains of the two parasitic transistors must exceed 1. Thus, the primary means for avoiding latchup is the insertion of structures known as "guard rings" around all MOS transistors (and other structures) likely to be subjected to latchupcausing transients. This includes output buffer transistors and any devices which form a part of the ESD protection network. These guard rings absorb current which would otherwise drive the base of the lateral device, and thus dramatically reduce

Since external electrical perturbations are the dominant cause of latchup in non-radiation environments, protecting the "periphery" of the chip is most important. Therefore, since guard rings require a lot of area, they are generally used only in critical areas such as those mentioned above.

As an additional protective measure, strict rules are enforced in the layout regarding the positioning of the substrate and well taps. They are spaced closely together throughout





the die, reducing the values of RS and RW. This makes it more difficult to develop the base drive necessary to regenerate the latchup condition.

Measurement of susceptibility to latchup is done by connecting a current source to an input or output of the device under test. By increasing the current forced to flow into the pin and noting the point at which latchup occurs, a measure of the device's ability to resist latchup-inducing carrier injection is obtained. Note that depending on the device, the current source may require a rather large voltage compliance in order to provide an adequate test.

While early CMOS devices had a latchup trigger current of a few tens of milliamps, most current LOGIC Devices products typically can withstand more than 1 amp without latching. As a result, latchup is no longer a practical concern, except for

extreme conditions such as driving multiple inputs HIGH with a low-impedance source during powerup of the device.

ELECTROSTATIC DISCHARGE

Input protection structures on CMOS devices are used to protect against damage to the gate oxides of input transistors when accumulated static charge is discharged through a device. This charge can often reach potentials of several thousand volts. The input protection network is designed to shunt this charge safely to ground or VCC, bypassing the delicate MOS transistors.

Several features are required of a good input protection network. Since static discharge pulses exhibit very fast risetimes, it must have a very fast turn-on time. It must be capable of carrying large instantaneous currents without damage. It must prevent the voltage



at the circuit input from rising above approximately 10 V during the time when the several-thousand-volt discharge is shunted to ground. It must not create appreciable delay for fast edges which are within the 0–5 V input range. And finally, it must be well protected against latchup caused by inputs which are driven beyond the supply rails, injecting current into the substrate. Much research and experimentation has been devoted to optimizing the tradeoffs between these conflicting goals.


All LOGIC Devices products employ one of the three input protection structures shown in Figure 3. Most devices currently use the Type 1 input protection. This structure is designed to absorb very high static discharge energies and will draw substantial current from the input pin if driven beyond either supply rail. Hence, it provides a "hard" clamp. Besides its advantages for static protection, this clamp can effectively reduce under-

shoot energy, preventing oscillation of an unterminated input back above the 0.8 V VIL MAX level. This makes the circuit ideal for noisy environments and ill-behaved signals. This input structure may not be driven to a high level without power applied to the device, however. To do so would result in current flowing through the diode connected to the device's VCC rail, and supplying power to the entire board or system backward through the device VCC pin. This may overstress the bond wire or device metallization, resulting in failure.

The Type 2 structure employs a series resistor prior to the two clamp diodes. This results in a "soft" clamping effect. This structure will withstand the transient application of voltages outside the supply rails for brief periods without drawing excessive current. In contrast to the Type 1 structure, this circuit will provide only a modest reduction of the energy in an undershoot pulse. However, it is somewhat

more tolerant of power-up sequences which cause the inputs to be driven before VCC is applied. In the course of routine product upgrades, devices employing this structure are being redesigned to use a Type 1 input protection.

The Type 3 structure uses a large area N-channel transistor (part of an opendrain output buffer) to protect the input. The drain-well junction of this device serves the function of a diode connected between the input and ground, protecting against negative excursions of the input. The avalanche breakdown of the output device serves to protect against positive pulses, giving the effect of a zener diode between the input and ground. This circuit is used only for inputs which are designed to have their inputs driven without power applied. The lack of a diode to VCC prevents sourcing of power from the inputs to the VCC supply.







Power Dissipation in LOGIC Devices Products

In calculating the power dissipation of LOGIC Devices products, attention must be given to a number of formerly second-order effects which were generally ignored when dealing with bipolar and NMOS technologies. By far the dominant contributor to power dissipation in most CMOS devices is the effective current path from the supply to ground, created by the repetitive charging and discharging of the load capacitance. This is distinct from DC loading effects, which may also consume power. The power dissipated in the load capacitance is proportional to CV²F, where C is the load capacitance, V is the voltage swing, and F is the switching frequency. This mechanism can frequently contribute 80% or more of the total device dissipation of a truly complementary device operating at a high clock rate.

The second contributor to the power dissipation of a CMOS device is the DC current path between VCC and ground present in the input level translators. These circuits are voltage amplifiers which are designed to convert worst case 0.8-2.0 V TTLcompatible input levels to 0 and 5 V internal levels. With 2.0 V applied to the input of most level translator circuits, about 1 mA will flow from the power supply to ground. A floating input will at best have similar results, and may result in oscillations which can dissipate orders of magnitude more power and cause malfunctioning of the device.


The power dissipation of input level translators exhibits a strong peak at about 1.4 V but is reduced substantially when the input voltage exceeds 3.0 V (see Figure 1). Fortunately, this voltage is easy to achieve in practice, even for bipolar devices with TTL I/O

structures. These generally will produce a VOH of at least 3.5 V if not fully loaded. As a result, dissipation in the input structures is usually negligible compared to other sources.

Two further sources of power dissipation in CMOS come from the core logic. The sources of internal power dissipation are the same as those discussed for external nodes, namely repetitive charging of the parasitic load capacitances on each gate output, and the power drawn due to a direct current path to ground when gate

input voltage levels transition through the linear region. In practice, the internal voltage waveforms are characterized by high edge rates and rail-to-rail swings. For this reason, the latter source of dissipation is usually negligible, unless NMOS or other noncomplementary logic design techniques have been used.

The capacitance of typical internal nodes in CMOS logic circuits are a few femtofarads. However, there can be thousands, or tens of thousands of such nodes. As a result, the core



Technology and Design Features

power dissipation is strongly dependent on the average rate at which these nodes switch (the "F" in CV^2F). Fortunately, for most complex logic circuits, with non-pathological external stimulus only a small fraction of the logic nodes switch on any given cycle. For this reason, internal power is generally quite small for these device types. Exceptions include devices containing long shift registers or other structures which can exhibit high duty cycles on most internal nodes. These devices can dissipate significant power in the core logic if stimulated with alternating data patterns and clocked at a high rate.

To summarize, of the several contributors to power dissipation, the CV²F power of the outputs is usually dominant. Because output loading is system-dependent, it is not possible

for the manufacturer to accurately predict total power dissipation in actual use. As a result, LOGIC Devices extrapolates measured power dissipation values to a zero-load environment and publishes the resulting value. This value includes the effects of worst-case input and power-supply voltages, temperature, and stimulus pattern, but not CV²F. This value is weakly frequency dependent, and the frequency at which it is measured is published in the device data sheet. The maximum value is for worst-case pattern, and the typical is for a more random pattern and is therefore more representative of what would be experienced in actual practice.

A good estimate of total power dissipation in a particular system under worst-case conditions can be obtained by adding the calculated output power to the *typical* published figure. The output power is given by:

NCV²F

where:

- N = the number of device outputs (divided by 2 to account for the assumption that on average, half of the outputs switch on any given cycle)
- C = the output load capacitance, per pin, given in Farads
- V = the power supply voltage
- F = the clock frequency (divided by 2 to account for the fact that a registered output can at most switch at only half the clock rate).

A less pessimistic estimate, appropriate for complex devices when reasonable input voltage levels and non-pathological patterns can be expected, would neglect the published value and use only the calculated value as given above.



2.	RANG	Static	16K	
	RAMs	Static	64K	
4.	RAMs	Static	256K	
- 5	RAMs	Static	- 1 A	
a a	RAMs	Static	Architecture	Special
7	oducts	FO Pr	grove &	

Quality and Reliability

Package Information

Product Listing

Sales Offices

10

Technology and Design Features

Ordering Information



Package Information



	E INFORMATION	
LOGIC I	Devices/MIL-STD-1835 Package Code Cross-Reference	10-3
	Considerations	
Package	Marking Guide	10-7
Mechanica	al Drawings	
Ceramic	DIP (Ordering Code: C, I)	10-10
C1	24-pin, 0.3" wide	10-10
C2	20-pin, 0.3" wide	10-10
C3	22-pin, 0.3" wide	10-11
C4	24-pin, 0.6" wide	10-11
C5	28-pin, 0.3" wide	10-12
C6	28-pin, 0.6" wide	10-12
C7	16-pin, 0.3" wide	10-13
C8	18-pin, 0.3" wide	
C9	32-pin, 0.6" wide	
C10	28-pin, 0.4" wide	
C11	40-pin, 0.6" wide	10-15
Sidebraz	ze, Hermetic DIP (Ordering Code: D, H)	
D1	24-pin, 0.6" wide	10-16
D2	24-pin, 0.3" wide	
D3	40-pin, 0.6" wide	10-17
D4	64-pin, 0.9" wide, cavity up	
D5	48-pin, 0.6" wide	10-18
D6	64-pin, 0.9" wide, cavity down	10-18
D7	20-pin, 0.3" wide	10-19
D8	22-pin, 0.3" wide	10-19
D9	28-pin, 0.6" wide	
D10	28-pin, 0.3" wide	
D11	28-pin, 0.4" wide	
D12	32-pin, 0.4" wide	
Ceramic	PGA (Ordering Code: G)	
G1	68-pin, cavity up	
G2	68-pin, cavity down	10-22
G3	84-pin	
G4	120-pin	
Plastic J-	-Lead Chip Carrier (Ordering Code: J)	10-24
J1	44-pin, 0.690" x 0.690"	
J2	68-pin, 0.990" x 0.990"	
J3	84-pin, 1.190" x 1.190"	
J4	28-pin, 0.490" x 0.490"	
J5	52-pin, 0.790" x 0.790"	
J6	32-pin, 0.490" x 0.590"	
J7	20-pin, 0.390" x 0.390"	10-27

Package Information

Ceramic	Leadiess Chip Carrier (Ordering Code: K, 1)	
K1	28-pin, 0.450" x 0.450"	
K2	44-pin, 0.650" x 0.650"	
K 3	68-pin, 0.950" x 0.950"	
K4	22-pin, 0.290" x 0.490"	
K5	28-pin, 0.350" x 0.550"	
K6	20-pin, 0.290" x 0.425"	
K7	32-pin, 0.450" x 0.550"	
K8	20-pin, 0.350" x 0.350"	
K 9	48-pin, 0.550" x 0.550"	
K10	32-pin, 0.450" x 0.700"	
Ceramic	Flatpack (Ordering Code: M)	
M1	24-pin	
M2	28-pin	
Plastic D	OIP (Ordering Code: P, N)	
P1	24-pin, 0.6" wide	
P2	24-pin, 0.3" wide	
P3	40-pin, 0.6" wide	
P4	64-pin, 0.9" wide	
P5	48-pin, 0.6" wide	
P6	20-pin, 0.3" wide	
P7	32-pin, 0.3" wide	
P8	22-pin, 0.3" wide	
P9	28-pin, 0.6" wide	
P10	28-pin, 0.3" wide	
P11	28-pin, 0.4" wide	
P12	16-pin, 0.3" wide	
P13	18-pin, 0.3" wide	
P14	32-pin, 0.6" wide	
P15	32-pin, 0.4" wide	
Plastic Q	Quad Flatpack (Ordering Code: Q)	
Q1	120-pin	
Q2	100-pin	
Plastic S	OJ (Ordering Code: W)	
W1	24-pin, 0.3" wide	
W2	28-pin, 0.3" wide	
W3	20-pin, 0.3" wide	
W4	16-pin, 0.3" wide	
W5	18-pin, 0.3" wide	
W6	32-pin, 0.4" wide	
W7	28-pin, 0.4" wide	
Ceramic	SOJ (Ordering Code: Y)	
	32-pin, 0.440" wide	



LOGIC Devices/MIL-STD-1835 Package Code Cross-Reference

LOGIC DEVICES PACKAGE CODE	DESCRIPTION	MIL-STD-1835 PACKAGE DESIGNATOR	MIL-STD-1835 DIMENSION REFERENCE
CERAMIC DIP			STEPHNIQUESTATION IN
C1	24-pin, 0.3" wide	GDIP3-T24	D-9
C2	20-pin, 0.3" wide	GDIP1-T20	D-8
C3	22-pin, 0.3" wide	N/A	N/A
C4	24-pin, 0.6" wide	GDIP1-T24	D-3
C5	28-pin, 0.3" wide	GDIP4-T28	D-15
C6	28-pin, 0.6" wide	GDIP1-T28	D-10
C7	16-pin, 0.3" wide	GDIP1-T16	D-2
C8	18-pin, 0.3" wide	GDIP1-T18	D-6
C9 .	32-pin, 0.6" wide	GDIP1-T18	D-16
C10			N/A
	28-pin, 0.4" wide	N/A	D-5
C11	40-pin, 0.6" wide	GDIP1-T40	υ-3
SIDEBRAZE, HERMET			
D1	24-pin, 0.6" wide	CDIP2-T24	D-3
D2	24-pin, 0.3" wide	CDIP4-T24	D-9
D3	40-pin, 0.6" wide	CDIP2-T40	D-5
D4	64-pin, 0.9" wide, cavity up	CDIP1-T64	D-13
D5	48-pin, 0.6" wide	CDIP2-T48	D-14
D6	64-pin, 0.9" wide, cavity down	CDIP1-T64	D-13
D7	20-pin, 0.3" wide	CDIP2-T20	D-8
D8	22-pin, 0.3" wide	N/A	N/A
D9	28-pin, 0.6" wide	CDIP2-T28	D-10
D10	28-pin, 0.3" wide	CDIP3-T28	D-15
D11	28-pin, 0.4" wide	N/A	N/A
D12	32-pin, 0.4" wide	N/A	N/A
CERAMIC PGA			
G1	68-pin, cavity up	CMGA3-P68	P-AC
G2	68-pin, cavity down	CMGA3-P68	P-AC
G3	84-pin	CMGA15-P84	P-BC
G4	120-pin	CMGA3-P121	P-AC
CERAMIC LEADLESS	CHIP CARRIER		
K1	28-pin, 0.450" x 0.450"	CQCC1-N28	C-4
K2	44-pin, 0.650" x 0.650"	COCC1-N44	C-5
K3	68-pin, 0.950" x 0.950"	CQCC1-N68	C-7
K3 K4	22-pin, 0.290" x 0.490"	N/A	N/A
K5	28-pin, 0.350" x 0.550"	COCC4-N28	C-11A
K6	20-pin, 0.390" x 0.330" 20-pin, 0.290" x 0.425"	COCC3-N20	C-11A C-13
K0 K7	32-pin, 0.450" x 0.550"	COCC1-N32	C-13 C-12
	20-pin, 0.350" x 0.350"	CQCC1-N32	C-12 C-2
K8		N/A	
K9	48-pin, 0.550" x 0.550" 32-pin, 0.450" x 0.700"	N/A N/A	N/A
K10		N/A	N/A
CERAMIC FLATPACK	p = 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1 =	CDUTE TO:	
M1	24-pin	GDFP2-F24	F-6
M2	28-pin	GDFP2-F28	F-11
CERAMIC SOJ		1	
Y1	32-pin, 0.440" wide	N/A	N/A





Thermal Considerations

The temperature at which a semiconductor device operates is one of the primary determinants of its reliability. This temperature is often referred to as the "junction temperature", although this term is more appropriate for bipolar than MOS technologies. Heat dissipated in the device during operation escapes through a path consisting of one or more series thermal impedances terminating in the surrounding air (see Figure. 1).

The presence of this nonzero thermal impedance causes the temperature of the device to rise above that of the air. Each of the components of the overall thermal impedance causes a rise in temperature which is linearly dependent on the power dissipated in the device. The coefficient is called θ , and has the units °C/W. The θ value for each thermal impedance represents the amount of temperature rise across the impedance as a function of the power dissipation. Usually, θ is given a subscript indicating the two points between which the impedance is

measured. Thus the junction temperature of an operating device is given by:

$$T_i = T_{AMB} + (Pd \bullet \theta_{JA})$$

where:

T_j = junction temperature of the device, °C,

T_{AMB} = ambient air temperature, in°C


Pd = power dissipation of the device, in W,

 θ_{JA} = sum of all thermal impedances between the die and the ambient air, in °C/W.

The thermal impedance of a given device is dependent on several factors. The package type is the predominant effect; ceramic packages have much lower thermal impedances than plastic, and packages with large surface areas tend to dissipate heat faster. Another factor which is beyond the control of the device manufacturer but which is nonetheless important is the temperature and flow rate of the cooling air. Secondary

effects include the size of the die, the method of attaching the die to the package, and the organization of high power dissipation elements on the die.


Because all LOGIC Devices products are built with low-power CMOS technology, thermal impedance is less of a concern than it would be for higher power technologies. As an example, consider a typical NMOS multiplier similar to the LMU16, packaged in a 64-pin plastic DIP. Assuming 1 W power dissipation and $\theta_{1\Delta}$ of 50°C/W, the actual die temperature would be 50°C above the surrounding air. By contrast, the LOGIC Devices LMU16 has a typical power dissipation of only 60 mW. This device in the same package would operate at only 3° above the ambient air temperature. Since operating temperature has an exponential relationship to device failure rate (see Quality and Reliability Manuals), the reduction of die temperature available with LOGIC Devices low-power CMOS translates to a marked increase in expected reliability.







Package Marking Guide



NOTE: Package marking may occur on top and bottom of package due to space limitations







Mechanical Drawings

- ☐ Ceramic Dual In-line Package
- ☐ Sidebraze, Hermetic Dual In-line Package
- ☐ Ceramic Pin Grid Array
- Plastic J-Lead Chip Carrier
- $\hfill \square$ Ceramic Leadless Chip Carrier
- ☐ Ceramic Flatpack
- ☐ Plastic Dual In-line Package
- ☐ Plastic Quad Flatpack
- ☐ Plastic Small Outline J-Lead
- ☐ Ceramic Small Outline J-Lead







































D6 — 64-pin, 0.9" wide, cavity down


































Package Information
































CERAMIC LEADLESS CHIP CARRIER (ORDERING CODE: K, T) K9 — 48-pin, 0.550" x 0.550" 0.009 R TYP. 0.020 x 45° 0.544 / 0.040 x 45⁻ (3x) Top View Bottom View Side View K10 — 32-pin, 0.450" x 0.700" 0.440 PIN 1 0.690 0.715 0.050 TYP. 0.025 0.012 R Top View Side View **Bottom View**
























































Package Information











16K Static RAMs 2
64K Static RAMs 3
256K Static RAMs 4
1M Static RAMs 5
rchitecture Static RAMs 6
FIFO Products 7
Quality and Reliability 8
gy and Design Features 9
Package Information 10
Product Listing 11
Sales Offices 12

Ordering Information







DSP PRODUCTS							
PART NO.	PRODUCT DESCRIPTION	SPEE COM.	D (ns) MIL.	POWER (mW)	PACKAGE AVAILABILITY		
VIDEO IMA	AGING PRODUCTS			and the second second			
LF2242	12/16-bit Half-Band Digital Filter	15	25	350	44-lead PLCC		
LF2246 LF2247 LF2249 LF2250 LF2272 LF43168 LF43881 LF43891 LF48212 LF48410 LF48908	11 x 10-bit Image Filter 11 x 10-bit Image Filter w/Coe-File 12 x 12-bit Digital Mixer 12 x 10-bit Matrix Multiplier Colorspace Converter (3 x 12-bits) Dual 8-Tap FIR Filter 8 x 8-bit Digital Filter 9 x 9-bit Digital Filter 12 x 12-bit Alpha Mixer 1024 x 24-bit Video Histogramer Two Dimensional Convolver	25 25 25 25 25 25 20 33 33 20 20 25	25 25 33 25 25 25 40 40 TBA TBA 25	250 250 250 400 400 — 400 400 — TBA	120-pin PGA, 120-pin PQFP 120-pin PGA, 120-pin PQFP 120-pin PGA, 120-pin PQFP 120-pin PGA, 120-pin PQFP 120-pin PGA 84-pin PGA/PLCC 84-pin PGA/PLCC, 100-pin PQFP 84-pin PGA/PLCC, 100-pin PQFP 68-lead PLCC, 68-pin PQFP 84-lead PLCC		
LF9501 LF9502	1280 x 10-bit Frame Buffer 2048 x 10-bit Frame Buffer	20 20 20	TBA TBA	300 300	84-pin PGA/PLCC, 100-pin PQFP 44-lead PLCC 44-lead PLCC		
ARITHMET	TC LOGIC UNITS						
L4C381	16-bit Cascadable ALU	15	20	75	68-lead LCC/PLCC, 68-pin PGA		
BARREL SH	UFTERS	and the second second	ndra a de company				
LSH32 LSH33	32-bit Barrel Shifter 32-bit Barrel Shifter w/Registers	20 20	30 30	50 50	68-lead LCC/PLCC, 68-pin PGA 68-lead LCC/PLCC, 68-pin PGA		
CORRELAT	ORS						
L10C23	64 x 1 Digital Correlator	20	20	125	24-pin DIP, 28-lead LCC		
MULTIPLIE	RS			<u> </u>			
LMU08 LMU8U	8 x 8-bit, Signed 8 x 8-bit, Unsigned	35 35	45 45	40 40	40-pin DIP, 44-lead LCC/PLCC 40-pin DIP, 44-lead LCC/PLCC		
LMU12 LMU112	12 x 12-bit 12 x 12-bit, Reduced Pinout	35 50	4 5 55	60 50	64-pin DIP. 68-pin PGA 48-pin DIP, 52-lead PLCC		
LMU16 LMU216	16 x 16-bit 16 x 16-bit, Surface Mount	45 45	55 55	60 60	64-pin DIP, 68-pin PGA 68-lead LCC/PLCC		
LMU217	16 x 16-bit, Microprog., Surf. Mount	45	55	60	68-lead LCC/PLCC		
LMU18	16 x 16-bit, 32 Outputs	35	45	125	84-pin PGA, 84-lead PLCC		



DSP PRODUCTS (CONTINUED)							
PART NO.	PRODUCT DESCRIPTION	SPEEI COM.	_ (,	POWER (nW)	PACKAGE AVAILABILITY		
MULTIPLIE	R-ACCUMULATORS						
LMA1009 LMA2009	12 x 12-bit 12 x 12-bit, Surface Mount	45 45	55 55	60 60	64-pin DIP, 68-pin PGA 68-lead LCC/PLCC		
LMA1010 LMA2010	16 x 16-bit 16 x 16-bit, Surface Mount	45 45	55 55	60 60	64-pin DIP, 68-pin PGA 68-lead LCC/PLCC		
MULTIPLIE	R-SUMMERS						
LMS12	12 x 12 + 26-bit, FIR	40	50	75	84-pin PGA, 84-lead PLCC		
PIPELINE R	EGISTERS	'					
L29C520 L29C521	4 x 8-bit Multilevel (1-4 Stages) 4 x 8-bit Multilevel (1-4 Stages)	14 14	16 16	50 50	24-pin DIP/FP, 28-lead LCC/PLCC 24-pin DIP/FP, 28-lead LCC/PLCC		
LPR520	4 x 16-bit Multilevel (1-4 Stages)	15	18	50	40-pin DIP, 44-lead LCC/PLCC		
LPR200 LPR201	8 x 16-bit Multilevel (1-8 Stages) 7 x 16-bit Multilevel (1-7 Stages)	10 10	12 12	50 50	48-pin DIP, 52-lead LCC/PLCC 48-pin DIP, 52-lead LCC/PLCC		
L29C525	16 x 8-bit Dual 8-Deep (1-16 Stages)	15	20	50	28-pin DIP/FP, 28-lead PLCC		
L10C11 L21C11	4/8-bit Var. Length (3-18 Stages) 4/8-bit Var. Length (2-18 Stages)	15 15	20 20	50 50	24-pin DIP, 28-lead PLCC 24-pin DIP, 28-lead PLCC		
REGISTER	REGISTER FILES						
LRF07	8 x 8-bit Register File (3-Port)	20	25	50	40-pin DIP, 44-lead LCC		

PERIPHERAL PRODUCTS						
PART NO.	PRODUCT DESCRIPTION	SPEED (ns) COM. MIL.	POWER (mW)	PACKAGE AVAILABILITY		
L5380 L53C80	SCSI Bus Controller SCSI Bus Controller	4 Mb/s — 4 Mb/s 2 Mb/s	50 50	40-pin DIP, 44-lead PLCC 48-pin DIP, 44-lead LCC/PLCC		



MEMORY PRODUCTS							
PART NO.	PRODUCT DESCRIPTION	SPEE COM.	D (ns) MIL.	POWEI OPER. I		PACKAGE AVAILABILITY	
16K STATIO	CRAMS		1000				
L6116	2K x 8, Common I/O + OE	15	15	250	75	24-pin DIP/SOJ, 28/32-lead LCC	
64K STATIO	CRAMS			and the second			
L7C187	64K x 1, Separate I/O	12	15	135	75	22-pin DIP, 24-pin SOJ	
L7C162	16K x 4, Separate I/O	12	15	210	75	28-pin DIP/SOJ/LCC	
L7C164	16K x 4, Common I/O	12	15	210	75	22-pin DIP, 24-pin SOJ	
L7C166	16K x 4, Common I/O + OE	12	15	210	75	24-pin DIP/SOJ, 28-lead LCC	
L7C185	8K x 8, Common I/O	12	15	320	75	28-pin DIP/FP/SOJ, 28/32-lead LCC	
256K STAT	IC RAMS						
L7C197	256K x 1, Separate I/O	15	20	165	100	24-pin DIP/SOJ, 28-lead LCC	
L7C194	64K x 4, Common I/O	15	20	210	100	24-pin DIP/SOJ, 28-lead LCC	
L7C195	64K x 4, Common I/O + OE	15	20	210	100	28-pin DIP/SOJ	
L7C199	32K x 8, Common I/O + OE	15	20	490	100	28-pin DIP/FP/SOJ, 28/32-lead LCC	
1M STATIC	RAMS			To the second			
L7C106	256K x 4, Common I/O 1 CE + OE	17	_	400	50	28-pin DIP/SOJ	
L7C108	128K x 8, Common I/O, 1 CE + OE	17	20	550	50	32-pin DIP/SOJ, 32-lead LCC	
L7C109	128K x 8, Common I/O, 2 CE + OE	17	20	550	50	32-pin DIP/SOJ, 32-lead LCC	
SPECIAL A	RCHITECTURE STATIC RAM	IS					
L7C174	8K x 8, Cache-Tag	12	15	320	0.5	28-pin DIP/SOJ, 32-lead LCC	
FIFO PROD	UCTS						
L8C201	512 x 9, Asynchronous	10	15	90	10	28-pin DIP, 32-lead PLCC	
L8C202	1K x 9, Asynchronous	10	15	90	10	28-pin DIP, 32-lead PLCC	
L8C203	2K x 9, Asynchronous	10	15	90	10	28-pin DIP, 32-lead PLCC	
L8C204	4K x 9, Asynchronous	10	15	90	10	28-pin DIP, 32-lead PLCC	
L8C211	512 x 9, Synchronous	15	20	90		32-lead PLCC	
	1K x 9, Synchronous	15	20	90		32-lead PLCC	
L8C221							
L8C221 L8C231	2K x 9, Synchronous	15	20	90		32-lead PLCC	



DESC SMD PRODUCTS (LISTED BY LOGIC DEVICES PART NUMBER)							
PART NO.	DESC SMD NUMBER	AVAILABILITY	PRODUCT DESCRIPTION				
DSP PRODUC	TS						
L10C23	5962-89711	Released	64 x 1 Digital Correlator				
L29C520	5962-91762	Released	4 x 8-bit Multilevel Pipeline Register				
L29C521	5962-91762	Released	4 x 8-bit Multilevel Pipeline Register				
L29C525	5962-91696	Released	16 x 8-bit Dual 8-Deep Pipeline Register				
L29C818	5962-90515	Released	8-bit Serial Scan Shadow Register				
L4C381	5962-89959	Released	16-bit Cascadable ALU				
LF2250	5962-93260	Released	12 x 10-bit Matrix Multiplier				
LF43168	TBA	Future	Dual 8-Tap FIR Filter				
LF43891	5962-92097	Released	9 x 9-bit Digital Filter				
LF48410	TBA	Future	1024 x 24-bit Video Histogrammer				
LF48908	5962-93007	Released	Two Dimensional Convolver				
LMA1009	5962-90996	Released	12 x 12-bit Multiplier-Accumlator				
LMA2009	5962-90996	Released	12 x 12-bit Multiplier-Accumlator				
LMA1010	5962-88733	Released	16 x 16-bit Multiplier-Accumlator				
LMA2010	5962-88733	Released	16 x 16-bit Multiplier-Accumlator				
LMS12	5962-94608	Released	12 x 12 + 26-bit Multiplier-Summer, FIR				
LMU08	5962-88739	Released	8 x 8-bit Parallel Multiplier				
LMU8U	5962-88739	Released	8 x 8-bit Parallel Multiplier				
LMU16	5962-86873	Released	16 x 16-bit Parallel Multiplier				
LMU216	5962-86873	Released	16 x 16-bit Parallel Multiplier				
LMU217	5962-87686	Released	16 x 16-bit Parallel Multiplier				
LMU18	5962-94523	Released	16 x 16-bit Parallel Multiplier w/32 outputs				
LPR520	5962-89716	Released	4 x 16-bit Multilevel Pipeline Register				
LSH32	5962-89717	Released	32-bit Barrel Shifter				
PERIPHERAL	PRODUCTS						
L53C80	5962-90548	Released	SCSI Bus Controller				
MEMORY PRO	ODUCTS						
L6116	5962-84036	Released	2K x 8 Static RAM				
L6116	5962-89690	Released	2K x 8 Static RAM				
L6116	5962-88740	Released	2K x 8 Static RAM, Low Power				
L7C108	5962-89598	Released	128K x 8 Static RAM				
L7C109	5962-89598	Released	128K x 8 Static RAM				
L7C162	5962-89712	Released	16K x 4 Static RAM				
L7C185	5962-38294	Released	8K x 8 Static RAM				
L7C194	5962-88681	Released	64K x 4 Static RAM				
L7C195	5962-89524	Released	64K x 4 Static RAM				
L7C199	5962-88552	Released	32K x 8 Static RAM, Low Power				
L7C199	5962-88662	Released	32K x 8 Static RAM				



	DESC SMD P	RODUCTS (LIST)	ED BY SMD NUMBER)
DESC SMD NO.	LOGIC PART NO.	AVAILABILITY	PRODUCT DESCRIPTION
DSP PRODUCTS			
5962-86873	LMU16/LMU216	Released	16 x 16-bit Parallel Multiplier
5962-87686	LMU17/LMU217	Released	16 x 16-bit Parallel Multiplier
5962-88733	LMA1010/LMA2010	Released	16 x 16-bit Multiplier-Accumlator
5962-88739	LMU08/8U	Released	8 x 8-bit Parallel Multiplier
5962-89711	L10C23	Released	64 x 1 Digital Correlator
5962-89716	LPR520/LPR521	Released	4 x 16-bit Multilevel Pipeline Register
5962-89717	LSH32	Released	32-bit Barrel Shifter
5962-89959	L4C381	Released	16-bit Cascadable ALU
5962-90515	L29C818	Released	8-bit Serial Scan Shadow Register
5962-90996	LMA1009/LMA2009	Released	12 x 12-bit Multiplier-Accumlator
5962-91696	L29C525	Released	16 x 8-bit Dual 8-Deep Pipeline Register
5962-91762	L29C520/L29C521	Released	4 x 8-bit Multilevel Pipeline Register
5962-92097	LF43891	Released	9 x 9-bit Digital Filter
5962-93007	LF48908	Released	Two Dimensional Convolver
5962-93260	LF2250	Released	12 x 10-bit Matrix Multiplier
5962-94523	LMU18	Released	16 x 16-bit Parallel Multiplier w/32 outputs
PERIPHERAL PRO	DUCTS		
5962-90548	L53C80	Released	SCSI Bus Controller
MEMORY PRODU	CTS		
5962-38294	L7C185	Released	8K x 8 Static RAM
5962-84036	L6116	Released	2K x 8 Static RAM
5962-88552	L7C199	Released	32K x 8 Static RAM, Low Power
5962-88662	L7C199	Released	32K x 8 Static RAM
5962-88681	L7C194	Released	64K x 4 Static RAM
5962-88740	L6116	Released	2K x 8 Static RAM, Low Power
5962-89524	L7C195	Released	64K x 4 Static RAM
5962-89598	L7C108/L7C109	Released	128K x 8 Static RAM
5962-89690	L6116	Released	2K x 8 Static RAM
5962-89712	L7C162	Released	16K x 4 Static RAM





Sales Offices	12
Product Listing	11
Package Information	10
Technology and Design Features	9
Quality and Reliability	8
FIFO Products	7
Special Architecture Static RAMs	6
1M Static RAMs	5
256K Static RAMs	4
64K Static RAMs	3
16K Static RAMs	2
Ordering Information	1





<u>LOGIC</u>

DEVICES INCORPORATED

CORPORATE HEADQUARTERS

WESTERN REGIONAL OFFICE

628 East Evelyn Avenue Sunnyvale, California 94086

TEL: (408) 737-3300 FAX: (408) 733-7690

(800) 851-0767 (Toll free — outside California) (800) 233-2518 (Toll free — inside California) Applications Hotline: (408) 737-3346

Literature Request E-Mail Address: litreq@logicd.mhs.compuserve.com

Cage Number: 65896

REGIONAL OFFICES

SOUTH-EASTERN

9700 Koger Blvd., Suite 204 St. Petersburg, FL 33702

TEL: (813) 579-9992 FAX: (813) 576-5643 **NORTH-EASTERN**

112 Meister Ave. Somerville, NJ 08876

TEL: (908) 707-0033 FAX: (908) 707-8574

NORTH AMERICAN SALES REPRESENTATIVES

ALABAMA

ELECTRAMARK Huntsville, AL (205) 533-2677

ARIZONA

LUSCOMBE ENGINEERING Scottsdale, AZ (602) 949-9333

ARKANSAS

COMPTECH Irving, TX (214) 751-1181

CALIFORNIA (NORTHERN)

PROMERGE Santa Clara, CA (408) 748-2970

CALIFORNIA (SAN DIEGO)

EARLE ASSOCIATES San Diego, CA (619) 278-5441

CALIFORNIA (SOUTHERN — LA, ORANGE, VENTURA CO.)

WESTREP Anaheim, CA (714) 527-2822

CANADA

JRL ASSOCIATES Scarborough, Ontario (416) 439-6965

JRL ASSOCIATES LaSalle, Quebec (514) 366-3706

COLORADO

AKI Denver, CO (303) 756-0700 CONNECTICUT

NRG-LINDCO Fairfield, CT (203) 384-1112

FLORIDA

DYNE-A-MARK Maitland, FL (407) 660-1661

GEORGIA

ELECTRAMARK Norcross, GA (404) 446-7915

IDAHO (NORTHERN)

WESTERN TECHNICAL SALES Spokane, WA (509) 922-7600

IDAHO (SOUTHERN)

FIRST SOURCE Sandy, UT (801) 943-6894

ILLINOIS (NORTH)

GASSNER & CLARK Elgin, IL (708) 695-9540

ILLINOIS (SOUTH)

MIDTEC ASSOCIATES St. Louis, MO (314) 275-8666

INDIANA

APPLIED DATA MANAGEMENT Cincinnati, OH (513) 579-8108

IOWA

MIDTEC ASSOCIATES Lenexa, KS (913) 541-0505 **KANSAS**

MIDTEC ASSOCIATES Lenexa, KS (913) 541-0505

KENTUCKY

APPLIED DATA MANAGEMENT Cincinnati, OH (513) 579-8108

LOUISIANA

COMPTECH Irving, TX (214) 751-1181

MAINE

A/D SALES Tewksbury, MA (508) 851-5400

MARYLAND

DGR Sutherville, MD (410) 583-1360

MASSACHUSETTS

A/D SALES Tewksbury, MA (508) 851-5400

MICHIGAN

APPLIED DATA MANAGEMENT Woodhaven, MI (313) 675-6327

MINNESOTA

COMPREHENSIVE TECHNICAL SALES Eden Prairie, MN (612) 941-7181

MISSISSIPPI

ELECTRAMARK Huntsville, AL (205) 533-2677



NORTH AMERICAN SALES REPRESENTATIVES

MISSOURI (EAST)

MIDTEC ASSOCIATES St. Louis, MO (314) 275-8666

MISSOURI (WEST)

MIDTEC ASSOCIATES Lenexa, KS (913) 541-0505

NEBRASKA

MIDTEC ASSOCIATES Lenexa, KS (913) 541-0505

NEVADA (LAS VEGAS AREA)

LUSCOMBE ENGINEERING Scottsdale, AZ (602) 949-9333

NEVADA (NORTHERN)

PROMERGE Santa Clara, CA (408) 748-2970

NEW HAMPSHIRE

A/D SALES Tewksbury, MA (508) 851-5400

NEW JERSEY (NORTH)

NORTHEAST COMPONENTS CO. Ramsey, NJ (201) 825-0233

NEW IERSEY (SOUTH)

TAI CORPORATION Moorestown, NJ (609) 778-5353

NEW MEXICO

LUSCOMBE ENGINEERING Scottsdale, AZ (602) 949-9333

NEW YORK (METRO)

NORTHEAST COMPONENTS CO. Ramsey, NI (201) 825-0233

NEW YORK (UPSTATE - BINGHAMTON)

FOSTER & WAGER, INC. Vestal, NY (607) 748-5963

NEW YORK (UPSTATE — BUFFALO)

FOSTER & WAGER, INC. East Amherst, NY (716) 688-7864

NEW YORK (UPSTATE - SYRACUSE)

FOSTER & WAGER, INC. Liverpool, NY (315) 457-7954

NEW YORK (UPSTATE)

FOSTER & WAGER, INC. Rochester, NY (716) 385-7744

NORTH CAROLINA

BENCHMARK TECHNICAL SALES Raleigh, NC (919) 850-0633

OHIO (NORTHERN)

APPLIED DATA MANAGEMENT Eastlake, OH (216) 946-6812

OHIO (SOUTHERN)

APPLIED DATA MANAGEMENT Cincinnati, OH (513) 579-8108

OKLAHOMA

COMPTECH Catoosa, OK (918) 266-1966

OREGON

WESTERN TECHNICAL SALES Beaverton, OR (503) 644-8860

PENNSYLVANIA (EASTERN)

TAI CORPORATION Moorestown, NJ (609) 778-5353

PENNSYLVANIA (WESTERN)

APPLIED DATA MANAGEMENT Cincinnati, OH (513) 579-8108

PUERTO RICO

A/D SALES Tewksbury, MA (508) 851-5400

RHODE ISLAND

A/D SALES Tewksbury, MA (508) 851-5400

SOUTH CAROLINA

BENCHMARK TECHNICAL SALES Raleigh, NC (919) 850-0633

TENNESSEE (EAST) ELECTRAMARK Norcross, GA (404) 446-7915

TENNESSEE (WEST)

ELECTRAMARK Huntsville, AL (205) 533-2677

TEXAS

COMPTECH Austin, TX (512) 343-0300

COMPTECH Brownsville, TX (210) 504-9693

COMPTECH El Paso, TX (915) 566-1022

COMPTECH Houston, TX (713) 781-7420

COMPTECH Irving, TX (214) 751-1181

UTAH

FIRST SOURCE Sandy, UT (801) 943-6894

VERMONT

A/D SALES Tewksbury, MA (508) 851-5400

VIRGINIA

DGR Sutherville, MD (410) 583-1360

WASHINGTON

WESTERN TECHNICAL SALES Bellevue, WA (206) 641-3900

WESTERN TECHNICAL SALES Spokane, WA (509) 922-7600

WISCONSIN (EAST)

GASSNER & CLARK Elgin, IL (708) 695-9540



NORTH AMERICAN DISTRIBUTORS

ALABAMA

ALL AMERICAN Huntsville, AL (205) 837-1555 JAN DEVICES

Huntsville, AL (205) 252-2493

PIONEER TECHNOLOGIES Huntsville, AL (205) 837-9300

ARIZONA

JAN DEVICES Phoenix, AZ (602) 870-1190

CALIFORNIA (NORTHERN)

ALL AMERICAN San Jose, CA (408) 441-1300

BELL MICROPRODUCTS San Jose, CA (408) 451-9400

MILGRAY ELECTRONICS San Jose, CA (408) 456-0900

PIONEER TECHNOLOGIES San Jose, CA

(408) 954-9100 WESTERN MICROTECHNOLOGY Saratoga, CA (408) 725-1660

CALIFORNIA (SAN DIEGO)

ALL AMERICAN San Diego, CA (619) 458-5850

WESTERN MICROTECHNOLOGY San Diego, CA (619) 453-8430

CALIFORNIA (SOUTHERN)

ALL AMERICAN Torrance, CA (310) 320-0240

BELL MICROPRODUCTS Irvine, CA (714) 963-0667

BELL MICROPRODUCTS Westlake Village, CA (805) 496-2606

JAN DEVICES Reseda, CA (818) 757-2000

CALIFORNIA (SOUTHERN -- CONT.)

MILGRAY ELECTRONICS Camarillo, CA (805) 484-4055

MILGRAY ELECTRONICS Irvine, CA (714) 753-1282

WESTERN MICROTECHNOLOGY Agoura Hills, CA (818) 707-0731

WESTERN MICROTECHNOLOGY Irvine, CA (714) 450-0300

CANADA

MILGRAY ELECTRONICS Mississauga, Ontario (416) 678-0958

MILGRAY ELECTRONICS Pointe Claire, Quebec (514) 426-5900

CONNECTICUT

MILGRAY ELECTRONICS Milford, CT (203) 878-5538

DELAWARE

MILGRAY ELECTRONICS Marlton, NJ (609) 983-5010

FLORIDA

ALL AMERICAN Sunrise, FL (305) 572-7999

ALL AMERICAN Miami, FL (305) 621-8282

MILGRAY ELECTRONICS Lake Mary, FL (407) 321-2555

FLORIDA (FT. LAUDERDALE)

PIONEER TECHNOLOGIES Deerfield Beach, FL (305) 428-8877

FLORIDA (ORLANDO)

PIONEER TECHNOLOGIES Altamonte Springs, FL (407) 834-9090

GEORGIA

JAN DEVICES Atlanta, GA (404) 371-1376

MILGRAY ELECTRONICS Norcross, GA (404) 446-9777

PIONEER TECHNOLOGIES Duluth, GA (404) 623-1003

ILLINOIS

ALL AMERICAN Lisle, IL (708) 852-7707

MILGRAY ELECTRONICS Palatine, IL (708) 202-1900

INDIANA

MILGRAY ELECTRONICS Indianapolis, IN (317) 781-9997

KANSAS

MILGRAY ELECTRONICS Overland Park, KS (913) 236-8800

MARYLAND

ALL AMERICAN Rockville, MD (301) 251-1205

JAN DEVICES Berlin, MD (410) 208-0500

MILGRAY ELECTRONICS Columbia, MD (410) 730-6119

PIONEER TECHNOLOGIES Gaithersburg, MD (301) 840-8900

MARYLAND (WASHINGTON, D.C.) PIONEER TECHNOLOGIES

Gaithersburg, MD (301) 921-0660



NORTH AMERICAN DISTRIBUTORS

MASSACHUSETTS

ALL AMERICAN Bedford, MA (617) 275-8888

BELL MICROPRODUCTS Wilmington, MA (508) 658-0222

JAN DEVICES Melrose, MA (617) 662-3901

MILGRAY ELECTRONICS Wilmington, MA (508) 657-6900

WESTERN MICROTECHNOLOGY Burlington, MA (617) 273-2800

MINNESOTA

ALL AMERICAN Eden Prairie, MN (612) 944-2151

BELL MICROPRODUCTS Edina, MN (612) 933-3236

NEW JERSEY (NORTH)

WESTERN MICROTECHNOLOGY Marlton, NJ (609) 596-7775

NEW JERSEY (SOUTH)

BELL MICROPRODUCTS Parsippany, NJ (201) 402-5959

MILGRAY ELECTRONICS Parsippany, NJ (201) 335-1766 **NEW YORK (METRO)**

ALL AMERICAN Hauppauge, NY (516) 434-9000

MAST DISTRIBUTORS Ronkonkoma, NY (516) 471-4422

MILGRAY ELECTRONICS Farmingdale, NY (516) 391-3000

NEW YORK (UPSTATE)

MILGRAY ELECTRONICS Pittsford, NY (716) 381-9700

NORTH CAROLINA

MILGRAY ELECTRONICS Raleigh, NC (919) 790-8094

PIONEER TECHNOLOGIES Morrisville, NC (919) 460-1530

OHIC

MILGRAY ELECTRONICS Cleveland, OH (216) 447-1520

OREGON

ALL AMERICAN Beaverton, OR (503) 531-3333 JAN DEVICES Lake Oswego, OR (503) 636-9559

WESTERN MICROTECHNOLOGY Beaverton, OR (503) 629-2082

PENNSYLVANIA

PIONEER TECHNOLOGIES Horsham, PA (215) 674-4000 PUERTO RICO

MILGRAY ELECTRONICS Canovanas, Puerto Rico (809) 876-8200

TEXAS

ALL AMERICAN Richardson, TX (214) 231-5300

BELL MICROPRODUCTS Richardson, TX (214) 783-4191 JAN DEVICES

Austin, TX (512) 335-6241

MILGRAY ELECTRONICS Dallas, TX (214) 248-1603

MILGRAY ELECTRONICS Stafford, TX (713) 240-5360

UTAH

ALL AMERICAN Salt Lake City, UT (801) 261-4210

MILGRAY ELECTRONICS Murray, UT (801) 261-2999

VIRGINIA

BELL MICROPRODUCTS Chantilly, VA (703) 803-1020

WASHINGTON

BELL MICROPRODUCTS Redmond, WA (206) 861-5710

JAN DEVICES Redmond, WA (206) 869-5412

WESTERN MICROTECHNOLOGY Bellevue, WA (206) 453-1699